NB6VQ572M
1.8V / 2.5V Differential 4:1
Mux w/Input Equalizer to
1:2 CML Clock/Data Fanout /
Translator
Multi−Level Inputs w/ Internal Termination
Description
http://onsemi.com
MARKING
DIAGRAM
1
The NB6VQ572M is a high performance differential 4:1 Clock /
Data input multiplexer and a 1:2 CML Clock / Data fanout buffer that
operates up to 5 GHz / 6.5 Gbps respectively with a 1.8 V or 2.5 V
power supply.
Each INx / INx input pair incorporates a fixed Equalizer Receiver,
which when placed in series with a Clock / Data path, will enhance the
degraded signal transmitted across an FR4 backplane or cable
interconnect. For applications that do not require Equalization,
consider the NB7V572M, which is pin−compatible to the
NB6VQ572M.
The differential Clock / Data inputs
have internal
50
W
termination
resistors and will accept differential LVPECL, CML, or LVDS logic
levels. The NB6VQ572M incorporates a pair of Select pins that will
choose one of four differential inputs and will produce two identical
CML output copies of Clock or Data.
As such, the NB6VQ572M is ideal for SONET, GigE, Fiber
Channel, Backplane and other Clock/Data distribution applications.
The two differential CML outputs will swing 400 mV when externally
loaded and terminated with a 50
W
resistor to V
CC
and are optimized
for low skew and minimal jitter.
The NB6VQ572M is offered in a low profile 5x5 mm 32−pin QFN
Pb−Free package. Application notes, models, and support
documentation are available at www.onsemi.com. The NB6VQ572M
is a member of the ECLinPS MAX™ family of high performance
clock products.
Features
1
32
QFN32
MN SUFFIX
CASE 488AM
NB6V
Q572M
AWLYYWWG
G
A
= Assembly Location
WL
= Wafer Lot
YY
= Year
WW
= Work Week
G
= Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering and shipping information on page 10 of
this data sheet.
•
•
•
•
•
•
Input Data Rate > 6.5 Gb/s Typical
Data Dependent Jitter < 10 ps
Maximum Input Clock Frequency > 5 GHz Typical
Random Clock Jitter < 0.8 ps RMS
Low Skew 1:2 CML Outputs, < 15 ps max
4:1 Multi−Level Mux Inputs, accepts LVPECL, CML,
LVDS
•
175 ps Typical Propagation Delay
•
45 ps Typical Rise and Fall Times
•
Differential CML Outputs, 400 mV Peak−to−Peak,
•
•
•
•
•
•
Typical
Operating Range: V
CC
= 1.71 V to 2.625 V with GND
=0V
Internal 50
W
Input Termination Resistors
VREFAC Reference Output
QFN−32 Package, 5mm x 5mm, Pb−Free
−40°C
to +85°C Ambient Operating Temperature
These are Pb−Free Devices
©
Semiconductor Components Industries, LLC, 2009
1
April, 2009
−
Rev. 0
Publication Order Number:
NB6VQ572M/D
NB6VQ572M
Multilevel Inputs
LVPECL, LVDS, CML
IN0
VT0
IN0
50
W
50
W
EQ0
0
VREFAC0
IN1
VT1
IN1
50
W
50
W
CML OUTPUTS
Q0
EQ1
1
4:1 MUX
Q0
VREFAC1
IN2
VT2
IN2
50
W
50
W
EQ2
2
Q1
Q1
VREFAC2
IN3
VT3
IN3
50
W
50
W
EQ3
3
VREFAC3
SEL0
SEL1
Figure 1. Simplified Block Diagram
VREFAC3
VREFAC2
VT3
VT2
IN3
IN3
IN2
IN2
Exposed
Pad (EP)
Table 1. INPUT SELECT FUNCTION TABLE
SEL1*
0
SEL0*
0
1
0
1
Clock / Data Input Selected
IN0 Input Selected
IN1 Input Selected
IN2 Input Selected
IN3 Input Selected
32
IN0
VT0
VREFAC0
IN0
IN1
VT1
VREFAC1
IN1
1
2
3
4
5
6
7
8
9
GND
31
30
29
28
27
26
25
24
23
22
GND
VCC
Q1
Q1
VCC
NC
SEL1
VCC
0
1
1
NB6VQ572M
21
20
19
18
17
*Defaults HIGH when left open.
10
VCC
11
Q0
12
Q0
13
VCC
14
NC
15
SEL0
16
VCC
Figure 2. Pinout: QFN−32 (Top View)
http://onsemi.com
2
NB6VQ572M
Table 2. PIN DESCRIPTION
Pin Number
1, 4
5, 8
25, 28
29, 32
2, 6
26, 30
15
18
14, 19
10, 13, 16
17, 20, 23
11, 12
21, 22
9, 24
3
7
27
31
−
Pin Name
IN0, IN0
IN1, IN1
IN2, IN2
IN3, IN3
VT0, VT1
VT2, VT3
SEL0
SEL1
NC
V
CC
Q0, Q0
Q1, Q1
GND
VREFAC0
VREFAC1
VREFAC2
VREFAC3
EP
−
LVTTL/LVCMOS
Input
−
−
CML Output
I/O
LVPECL, CML,
LVDS Input
Pin Description
Noninverted, Inverted, Differential Clock or Data Inputs
Internal 100
W
Center−tapped Termination Pin for INx / INx
Input Select pins, default HIGH when left open through a 94 kW pullup resistor. Input
logic threshold is V
CC
/2. See Select Function, Table 1.
No Connect
Positive Supply Voltage.
Inverted, Non−inverted Differential Outputs.
Negative Supply Voltage
Output Voltage Reference for Capacitor−Coupled Inputs
−
The Exposed Pad (EP) on the QFN−32 package bottom is thermally connected to
the die for improved heat transfer out of package. The exposed pad must be at-
tached to a heat−sinking conduit. The pad is electrically connected to the die, and
must be electrically connected to GND.
1. In the differential configuration when the input termination pins (VT0, VT1, VT2, VT3) are connected to a common termination voltage or
left open, and if no signal is applied on INx/INx input, then the device will be susceptible to self−oscillation.
2. All V
CC
, and GND pins must be externally connected to a power supply for proper operation.
http://onsemi.com
3
NB6VQ572M
Table 3. ATTRIBUTES
Characteristics
ESD Protection
R
PU
−
SELx Input Pullup Resistor
Moisture Sensitivity (Note 3)
Flammability Rating
Transistor Count
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
3. For additional information, see Application Note AND8003/D.
QFN−32
Oxygen Index: 28 to 34
Human Body Model
Machine Model
Value
> 2 kV
> 200 V
94kW
Level 1
UL 94 V−0 @ 0.125 in
221
Table 4. MAXIMUM RATINGS
Symbol
V
CC
V
IN
V
INPP
I
out
I
IN
I
VREFAC
T
A
T
stg
q
JA
q
JC
T
sol
Parameter
Positive Power Supply
Positive Input Voltage
Differential Input Voltage |IN
−
IN|
Output Current Through R
T
(50
W
Resistor)
Input current Through RT (50
W
Resistor)
V
REFAC
Sink or Source Current
Operating Temperature Range
Storage Temperature Range
Thermal Resistance (Junction−to−Ambient) (Note 4)
Thermal Resistance (Junction−to−Case) (Note 4)
Wave Solder
v
20 sec
0 lfpm
500 lfpm
QFN−32
QFN−32
QFN−32
Condition 1
GND = 0 V
GND = 0 V
Condition 2
Rating
3.0
−0.5
to V
CC
+0.5
1.89
$40
$40
$1.5
−40
to +85
−65
to +150
31
27
12
265
Unit
V
V
V
mA
mA
mA
°C
°C
°C/W
°C/W
°C/W
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
4. JEDEC standard multilayer board
−
2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.
http://onsemi.com
4
NB6VQ572M
Table 5. DC CHARACTERISTICS CML OUTPUT
V
CC
= 1.71 V to 2.625 V , GND = 0 V, T
A
=
−40°C
to +85°C (Note 5)
Symbol
POWER SUPPLY
V
CC
I
CC
Power Supply Voltage
Power Supply Current for V
CC
(Inputs and Outputs Open)
V
CC
= 2.5 V
V
CC
= 1.8 V
V
CC
= 2.5 V
V
CC
= 1.8 V
2.375
1.71
70
60
2.5
1.8
105
85
2.625
1.89
140
120
V
mA
Characteristic
Min
Typ
Max
Unit
CML OUTPUTS
(Note 6)
V
OH
Output HIGH Voltage
V
CC
= 2.5 V
V
CC
= 1.8 V
V
CC
= 2.5 V
V
CC
=1.8 V
V
CC
−
30
2470
1770
V
CC
−
550
1950
1250
V
CC
−
10
2490
1790
V
CC
−
450
2050
1350
V
CC
2500
1800
V
CC
−
350
2150
1450
mV
V
OL
Output LOW Voltage
mV
DIFFERENTIAL CLOCK INPUTS DRIVEN SINGLE−ENDED
(Figures 7 and 8) (Note 7)
V
IH
V
IL
V
th
V
ISE
VREFAC
V
REFAC
V
IHD
V
ILD
V
ID
V
CMR
I
IH
I
IL
V
IH
V
IL
I
IH
I
IL
R
TIN
R
TOUT
Output Reference Voltage (100
mA
Load)
V
CC
−
700
1200
0
100
1150
−150
−150
V
CC
−
550
V
CC
−
450
V
CC
V
IHD
−
100
1200
V
CC
−
50
150
150
mV
Single−ended Input HIGH Voltage
Single−ended Input LOW Voltage
Input Threshold Reference Voltage Range (Note 8)
Single−ended Input Voltage (V
IH
−
V
IL
)
V
th
+ 100
GND
1100
200
V
CC
V
th
−
100
V
CC
−
100
1200
mV
mV
mV
mV
DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY
(Figures 9 and 10) (Note 9)
Differential Input HIGH Voltage (IN, IN)
Differential Input LOW Voltage (IN, IN)
Differential Input Voltage (IN, IN) (V
IHD
−
V
ILD
)
Input Common Mode Range (Differential Configuration,
Note 10) (Figure 11)
Input HIGH Current IN / IN (VTIN/VTIN Open)
Input LOW Current IN / IN (VTIN/VTIN Open)
mV
mV
mV
mV
mA
mA
V
V
mA
mA
CONTROL INPUT
(SELx Pin)
Input HIGH Voltage for Control Pin
Input LOW Voltage for Control Pin
Input HIGH Current
Input LOW Current
V
CC
x 0.65
GND
−150
−150
V
CC
V
CC
x 0.35
150
150
TERMINATION RESISTORS
Internal Input Termination Resistor (Measured from INx to VTx)
Internal Output Termination Resistor
45
45
50
50
55
55
W
W
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
5. Input and Output parameters vary 1:1 with V
CC
.
6. CML outputs loaded with 50
W
to V
CC
for proper operation.
7. V
th
, V
IH
, V
IL,
and V
ISE
parameters must be complied with simultaneously.
8. V
th
is applied to the complementary input when operating in single−ended mode.
9. V
IHD
, V
ILD,
V
ID
and V
CMR
parameters must be complied with simultaneously.
10. V
CMR
min varies 1:1 with GND, V
CMR
max varies 1:1 with V
CC
. The V
CMR
range is referenced to the most positive side of the differential
input signal.
http://onsemi.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
