SED1733
SED1733
Common
•
CMOS 100-BitLCD DriverDriver
•
High-Voltage
s
DESCRIPTION
The SED1733 is a 100-bit output LCD common (row) driver for driving high-capacity LCD panels at duty
cycles higher than 1/100 (up to 1/500). The LSI features a wide range of LCD drive voltages.
The device uses a high-speed daisy-chain enable system which decreases power consumption and
eliminates the need for separate signals for each driver.
The SED1733 is used in conjunction with the SED1722 or SED1724 segment drivers to support a large-
capacity dot matrix LCD panel.
s
FEATURES
•
Low-power high-speed CMOS technology
•
100-bit common (row) driver
•
Duty cycle ............................... 1/100 to 1/500
•
Adjustable LCD drive voltages
•
Selectable output shift direction
•
Supports display blanking
•
Supports high-speed data transfer
s
SYSTEM BLOCK DIAGRAM
•
Low output resistance
•
Ability to adjust offset bias of the LCD source from
V
•
Wide range of LCD voltage .... 14 to 40V
•
Supply voltage ........................ 4.5 to 5.5V
128
•
Package .................. QFP-5 (D pins (F )
Al pad
)
DD
OA
OA
D0~D7
XSCL
LP, FR
YSCL
YD
LCD
CONTR
SED1724
80
SED1733
100
SED1724
80
SED1724
80
SED1724
80
320 SEG
×
200 COM
DUTY: 1/200
SED1733
100
795
SED1733
s
BLOCK DIAGRAM
O0 O1
V
DDH
V
CC
GND
V1
V4
Voltage
Control
Circuit
LCD driver,
100 bits
O99
V5
FR
Level shifter, 100 bits
DIO1
YSCL
SHL
INH
DIO2
DIO3
Two–way shift register,
50
×
2 bits
DIO4
796
SED1733
s
PIN DESCRIPTION
Pin Name
O0 to O99
DIO1, DIO2
DIO3, DIO4
YSCL
SHL
I
I
I/O
O
Function
LCD crystal common (row) outputs
The output changes at the YSCL fall edge.
To input and output serial data of 50
×
2 bits two-way shift register.
Input or output is set by SHL input. Output changes at the YSCL fall edge.
To input shift clock of serial data. Scanning data is shifted at the fall edge.
To input the selection of shift direction and input-output control of
DIO terminal.
SHL
L
H
INH
I
0
99
O (Output shift direction)
1,3
99
0
DIO
2,4
Input Output
Output Input
1
Q’ty
100
4
1
1
I/O
To input blanking control of liquid crystal display.
Low level input brings all common outputs to non-section level.
INH
L
FR
H
L
O0 to O99
V1
V4
FR
V
CC
, GND
V1, V4, V5,
V
DDH
I
Power
Supply
Power
Supply
To Input AC signal of liquid crystal driving output.
Logic power supply. GND: 0 V; V
CC
: +5.0 V
Power supply for liquid crystal driving
V
DDH
: +14 V to +40 V; V
DDH
≥
V1
≥
8/9 V
DDH
; 1/9 V
DDH
≥
V4
≥
V5
≥
V
DDH,
V
DDH
, V5: Selection level, V1, V4: Non-selection level
1
2
4
Total: 114 pins
s
FUNCTIONAL DESCRIPTION
Shift Register
•
•
•
LCD Drivers and Voltage Control Circuit
The LCD drivers drive individual columns of the
display matrix with the voltage determined by the
inhibit signal /INH, the frame signal FR, and the
latched display data. This is shown in the table
below.
Bidirectional data shift register.
Level Shifter
The level shifter converts the logic-level signals
from the latch to the voltage levels required by the
LCD drivers.
/INH
Data
H
H
L
L
—
FR
H
L
H
L
H
L
SEG Output Voltage
V5
VDDH
V1
V4
V1
V4
Selected
Deselected
Deselected
797
SED1733
s
TIMING CHART
DIO1
1 Frame
(200 lines)
YSCL
FR
INH
Q0
Q1
Q2
100 lines
100 lines
100 lines
100 lines
798
DIO4
–V0
–V1
O0
–V4
–V5
–V0
–V1
O1
–V4
–V5
–V0
–V1
O2
–V4
–V5
SED1733
s
ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings
•
Parameter
Supply voltage (1)
Supply voltage (2)
Supply voltage (3)
Input voltage
Output voltage
DIO output current
LCD circuit output current
Operating temperature
Storage temperature
Symbol
V
CC
V
DDH
V1, V4, V5
V
I
V
O
I
O1
I
O2
T
opr
T
stg
Ratings
–0.3 to +7.0
–0.3 to +45.0
–0.3 to V
DDH
+0.3
–0.3 to V
CC
+0.3
–0.3 to V
CC
+0.3
20
20
–20 to +75
–65 to +150
Unit
V
V
V
V
V
mA
mA
°C
°C
Note 1. Let the V
DDH
, V1, V4 and V5 voltages maintain the condition, V
DDH
≥
V1
≥
V4
≥
V5
≥
GND, all the time.
V
DDH
V1
40V
V
CC
5V
GND
V4
V5
GND
Note 2. If the logic circuit power supply comes to float while voltage is applied to the power supply of the liquid crystal
driving circuit, the LSI may be broken permanently. So, prevent the logic circuit power supply from floating.
Pay special attention to the power supply sequence when the system is switched on or off.
799
模拟与混合信号
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
