电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SSLDM-LVQ-8F

产品描述Active Delay Line, 1-Func, 2-Tap, True Output, THROUGH HOLE, MODULE-8/6
产品类别逻辑    逻辑   
文件大小154KB,共2页
制造商Engineered Components Co
下载文档 详细参数 全文预览

SSLDM-LVQ-8F概述

Active Delay Line, 1-Func, 2-Tap, True Output, THROUGH HOLE, MODULE-8/6

SSLDM-LVQ-8F规格参数

参数名称属性值
零件包装代码DIP
包装说明DIP,
针数6
Reach Compliance Codeunknown
JESD-30 代码R-XDIP-P6
长度12.7 mm
逻辑集成电路类型ACTIVE DELAY LINE
功能数量1
抽头/阶步数2
端子数量6
最高工作温度85 °C
最低工作温度-40 °C
输出极性TRUE
封装主体材料UNSPECIFIED
封装代码DIP
封装形状RECTANGULAR
封装形式IN-LINE
可编程延迟线NO
认证状态Not Qualified
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)2.7 V
标称供电电压 (Vsup)3 V
表面贴装NO
温度等级INDUSTRIAL
端子形式PIN/PEG
端子节距2.54 mm
端子位置DUAL
总延迟标称(td)8 ns
宽度6.35 mm
Base Number Matches1

文档预览

下载PDF文档
design notes
The LVQ "Space Saver Series" Logic Delay Modules developed by
Engineered Components Company have been designed to provide
precise delays with required driving and pick-off circuitry contained in
a single 8-pin package compatible with low voltage (3.3V) T2L
circuits. These logic delay modules are of hybrid construction utilizing
the proven technologies of active integrated circuitry and of passive
networks utilizing capacitive, inductive and resistive elements. The
MTBF on these modules, when calculated per MIL-HDBK-217 for a
50
o
C ground fixed environment, is in excess of 4 million hours. Module
design includes compensation for propagation delays and incorpo-
rates internal termination at the output; no additional external compo-
nents are needed to obtain the specified delay.
The SSLDM-LVQ is offered in 20 delays from 8 to 150ns with
each module incorporating total output and two (2) taps. Delay
tolerances are maintained as shown in the accompanying part
number table, when tested under the "Test Conditions" shown.
T2L LV CMOS input and outputs
Delays stable and precise
8-pin Space Saver package
Leads - thru-hole, J, Gull Wing or Tucked
Available in delays from 8 to 150ns
Output and 2 intermediate taps each
isolated and with 12mA output drive capability
Fast rise time on all outputs
Delay time is measured at the +1.5V level on the leading
edge. Outputs are capable of driving ±12mA. Tempera-
ture coefficient of delay is approximately +1200 ppm/
o
C over
the operating temperature range of -40 to +85
o
C.
These modules accept either logic "1" or logic "0" inputs and
reproduce the logic at the output without inversion. The delay
modules are intended primarily for use with positive going
pulses and are calibrated to the tolerances shown in the table
on rising edge delay; where best accuracy is desired in appli-
cations using falling edge timing, it is recommended that a
special unit be calibrated for the specific application.
These LVQ "Space Saver Series" modules are packaged in
an 8-pin housing, molded of flame-proof Diallyl Phthalate per
MIL-M-14, Type SDG-F, and are fully encapsulated in epoxy
resin. Thru-hole, J, Gull Wing or Tucked Lead configurations
are available on these modules (see Part Number Table note
to specify). Leads meet the solderability requirements of MIL-
STD-202, Method 208. Corner standoffs on the housing of the
thru-hole lead version and lead design of the surface mount
versions provide positive standoff from the printed circuit
board to permit solder-fillet formation and flush cleaning of
solder-flux residues for improved reliability.
Marking consists of manufacturer's name, logo (EC2), part
number, terminal identification and date code of manufacture.
All marking is applied by silk screen process using white epoxy
paint in accordance with MIL-STD-130, to meet the perma-
nency of identification required by MIL-STD-202, Method 215.
【米尔MYB-YT507开发板试用体验】更换ubuntu18固件
【资料准备】首先到http://down.myir-tech.com/MYD-YT507H/这个网址把资料包下载下来,这次用到的img包为myir_linux_ubuntu_uart0.img,用到的工具为:MYD-YT507H\03_Tools\T507 tools\PhoenixS ......
lugl4313820 国产芯片交流
采用TDA4290的音量调节网络
...
fighting 模拟电子
SAM D21 Xplain pro
真不好意思,发帖子这事给忘了,由于我的工作还没做完,所以先简单说些,稍后完成跟上。我要做的是一个室内智能无线控制系统,需要用到以片MCU,以前没有用过 Amel的MCU这次很幸运能得到这个机 ......
打破传统 单片机
FPGA设计,请教三角滤波器设计相关问题
对于8kHz采样频率128点FFr变换,频率分辨率为8000/ 128=62.5。具体计算时可在PC机上用滤波器组的中心频率 除以分辨率,事先求出其对应FFT频谱中的第几点。根据式 (2)计算每组三角滤波器的 ......
eeleader FPGA/CPLD
关于2440,ce5中的串口COM_Write函数的WaitReturn = WaitForSingleObject
ULONG COM_Write(HANDLE pHead, /*@parm HANDLE returned by COM_Open.*/ PUCHAR pSourceBytes, /*@parm Pointer to bytes to be written.*/ ULONG Num ......
lianxiangke 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 338  1522  139  915  1466  3  49  25  16  54 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved