D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
SN54ALS29843, SN74ALS29843, SN74ALS29844
9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SDAS151A – D2910 — JUNE 1988 — REVISED JANUARY 1990
•
•
•
•
•
•
3-State Buffer-Type Outputs Drive Bus
Lines Directly
Bus-Structured Pinout
Provide Extra Bus Driving Latches
Necessary For Wider Address/Data Paths
or Buses With Parity
Buffered Control Inputs to Reduce DC
Loading
Power-Up High-Impedance
Package Options Include Plastic “Small
Outline” Packages and Standard Plastic
and Ceramic 300-Mil DIPs
SN54ALS29843 . . . JT Package
SN74ALS29843 . . . DW or NT Package
(Top View)
description
OC
1D
2D
3D
4D
5D
6D
7D
8D
9D
CLR
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
V
CC
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
9Q
PRE
C
These 9-bit latches feature three-state outputs
designed specifically for driving highly capacitive
or relatively low-impedance loads. They are
particularly suitable for implementing buffer
registers, I/O ports, bidirectional bus drivers, and
SN74ALS29844 . . . DW or NT Package
working registers.
(Top View)
The nine latches are transparent D-type. The
′ALS29843
has noninverting data (D) inputs. The
′ALS29844
has inverting D inputs.
A buffered output control (OC) input can be used
to place the nine outputs in either a normal logic
state (high or low levels) or a high-impedance
state. The outputs are also in the high-impedance
state during power-up and power-down
conditions. The outputs remain in the
high-impedance state while the device is
powered-down. In the high-impedance state, the
outputs neither load nor drive the bus lines
significantly. The high-impedance state and
increased drive provide the capability to drive the
bus lines in a bus-organized system without need
for interface or pullup components.
OC
1D
2D
3D
4D
5D
6D
7D
8D
9D
CLR
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
V
CC
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
9Q
PRE
C
The output control (OC) does not affect the internal operation of the latches. Old data can be retained or new
data can be entered while the outputs are off.
The SN54ALS29843 is characterized for operation over the full military range of – 55°C to 125°C. The
SN74ALS29843 and SN74ALS29844 are characterized for operation from 0°C to 70°C.
PRODUCTION DATA information is current as
of publication date. Products conform to
specifications per the terms of Texas
Instruments standard warranty. Production
processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
Copyright
©
1990, Texas Instruments Incorporated
•
DALLAS, TEXAS 75265
1
SN54ALS29843, SN74ALS29843
9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SDAS151A – D2910 — JUNE 1988 — REVISED JANUARY 1990
FUNCTION TABLE
INPUTS
PRE
L
H
H
H
H
X
CLR
X
L
H
H
H
X
OC
L
L
L
L
L
H
C
X
X
H
H
L
X
D
X
X
L
H
X
X
OUTPUT
Q
H
L
L
H
QO
Z
logic diagram (positive logic
)
logic symbol
†
1
14
11
13
2
3
4
5
6
7
8
9
10
OC
PRE
CLR
C
1D
2D
3D
4D
5D
6D
7D
8D
9D
EN
S2
R
C1
1D
2
23
22
21
20
19
18
17
16
15
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
9Q
MISSING ILLUSTRATION
† This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC
Publication 617-12.
Pin numbers shown are DW and NT packages.
2
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
SN74ALS29844
9-BIT BUS INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS
SDAS151A – D2910 — JUNE 1988 — REVISED JANUARY 1990
FUNCTION TABLE
INPUTS
PRE
L
H
H
H
H
X
CLR
X
L
H
H
H
X
OC
L
L
L
L
L
H
C
X
X
H
H
L
X
D
X
X
L
H
X
X
OUTPUT
Q
H
L
H
L
QO
Z
logic diagram (positive logic
)
logic symbol
†
OC
PRE
CLR
C
1D
2D
3D
4D
5D
6D
7D
8D
9D
1
14
11
13
2
3
4
5
6
7
8
9
10
EN
S2
R
C1
1D
2
23
22
21
20
19
18
17
16
15
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
9Q
MISSING ILLUSTRATION
† This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC
Publication 617-12.
Pin numbers shown are DW and NT packages.
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
3
SN54ALS29843
9-BIT BUS INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS
SDAS151A – D2910 — JUNE 1988 — REVISED JANUARY 1990
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
†
Supply voltage, V
CC
(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C to 125°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
† Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and
functional operation of the device at these or any other conditions beyond those indicated in the “Recommended Operating Conditions” section of
this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values in this data sheet are with respect to GND.
recommended operating conditions
MIN
VCC
VIH
VIL
IOH
IOL
tw
Supply voltage
High-level input voltage
Low-level input voltage
High-level output current
Low-level output current
PRE low
Pulse duration
CLR low
C high
tsu
th
TA
Setup time, before enable C↓
Hold time, data after enable C↓
Operating free-air temperature
Data
PRE or CLR inactive state
5
6
4
2.5
14
4.5
25
10
10
8
2.5
17
4.5
– 55
125
ns
ns
°C
ns
NOM
5
MAX
MIN
4.5
2
0.8
–18
32
NOM
5
MAX
5.5
UNIT
V
V
V
mA
mA
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
VIK
VOH
VOL
IOZH
IOZL
II
IIH
IIL
IO¶
ICC
TEST CONDITIONS‡
VCC = MIN,
VCC = MIN,
VCC = MIN,
VCC = MIN,
VCC = MAX,
VCC = MAX,
VCC = MAX,
VCC = MAX,
VCC = MAX,
VCC = MAX,
VCC = MAX,
II = –18 mA
IOH = –12 mA
IOH = –18 mA
IOL = 32 mA
VO = 2.7 V
VO = 0.4 V
VI = 5.5 V
VI = 2.7 V
VI = 0.4 V
VO = 0
Outputs low
– 75
55
MIN
2.4
2
TYP§
3.3
3.1
0.35
0.5
50
– 50
0.1
20
– 0.5
– 250
85
MAX
–1.2
UNIT
V
V
V
µA
µA
mA
µA
mA
mA
mA
‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
§ All typical values are at VCC = 5 V, TA = 25°C.
¶ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.
4
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
