High Frequency Discrete
Dual Frequency VCSO
VS-504
VS-504
Description
The VS-504 dual frequency VCSO (Voltage Controlled Saw Oscillator) from Vectron is a high frequency, ultra low phase noise
oscillator designed to support high speed data converters and 100G coherent optical receivers. The VS-504 provides 12fs rms
jitter in the 12kHz to 20MHz integration bandwidth and is available from 1GHz to 2.5GHz. Two frequencies are switchable.
Features
•
•
•
•
•
•
•
•
Frequency Range 0.6 to 3.0 GHz
Dual Frequency
Ultra low jitter performance
Typical Jitter: 12fsec rms, 12kHz to 20MHz
3.3 supply voltage
Output sinewave + balanced sinewave + LVPECL
9x14 mm SMD package
See table on Page 5 for standard frequencies
•
•
•
Applications
High Speed ADCs
100G / 200G / 400G Coherent Receivers
Test & Measurement
Performance Specifications
Pulling Characteristics
Parameter
Absolute Pull Range (APR)
Min
±20
Typ
Max
Units
ppm
Notes
Includes df vs:
•Operating temperature range +10 .. 85°C
•Aging 10 years
•Supply Voltage Change 5%
•Load change 10%
with V
S
= 3.3V
Tuning Slope
Control Voltage Range
Frequency control input
impedance
Supply voltage
Current consumption
0
10
1.65
Positive
3.3
VDC
kΩ
Supply Voltage (Vs)
3.135
3.3
3.465
95
100
VDC
mA
mA
@ Sinewave / Balanced Sinewave
@ LVPECL
1 of 6
Performance Specifications (Continued)
RF Output
Parameter
Signal
Load
Output Power
Signal
Load
Output Power
Phase difference between
output signal pairs
Signal
Load
Duty Cycle
Subharmonics
Phase Noise: 100Hz offset
Phase Noise: 1kHz offset
Phase Noise: 10kHz offset
Phase Noise: 100kHz offset
Phase Noise: 1MHz offset
Phase Noise: 10MHz offset
Jitter: 12kHz to 20MHz offset
Phase Noise: 100Hz offset
Phase Noise: 1kHz offset
Phase Noise: 10kHz offset
Phase Noise: 100kHz offset
Phase Noise: 1MHz offset
Phase Noise 10MHz offset
Jitter: 12kHz to 20MHz offset
Weight
Processing and Packing
-70
-98
-122
-145
-159
-163
10
-69
-97
-120
-142
-158
-159
2.0g
Handling and Processing Note
45
45
50
LVPECL
55
55
-25
Ω
%
dBc
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
fs rms
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
@ 1.98GHz
Balanced Sinewave
@ 1.75GHz
Balanced Sinewave
45
0
45
7
50
8.5
50
3
Min
Typ
Max
Sinewave
55
12
55
6
±10
Units
Ω
dBm
Ω
dBm
0
Notes
Balanced Sinewave
Additional Parameters
fs rms
11
Absolute Maximum Ratings
Parameter
Supply Voltage (V
S
)
Operable Temperature Range
Storage Temperature Range
-40
-40
Min
Max
6.0
+85
+95
Units
V
0C
0C
Notes
2 of 6
Typical Performance
Phase Noise
VS-504 @ 1.75GHz Balanced Sinewave
Phase Noise
VS-504 @ 1.98GHz Balanced Sinewave
3 of 6
Outline Drawing / Enclosure
Package Codes
Code
G218K
Height “H”
4.8
Pin Length “L”
NA
Dimensions in mm
Pin Assignment (Sinewave)
1
2
3
4
5
6
Control Voltage (V
C
)
Frequency Select
GND
RF Out
GND
Supply Voltage Input (V
S
)
Pin Assignment (Balanced Sinewave)
1
2
3
4
5
6
Control Voltage (V
C
)
Frequency Select
GND
RF Out
RF Out compl. (180° phase shifted)
Supply Voltage Input (V
S
)
Marking
VS-504-xxxx
Frequency_1/Frequency_2
•AYYWW
4 of 6
Standard Shipping Method
K
1.75±0.1
Position in tape
Pin1
A
4.0
XXXXX
XXXXX
Unwinding direction
B
B
cross-section
A-A
R
0.7
5
A
A
±0.05
P
0.2
0
if W < 32mm only upper hole line existent
cross-section
B-B
Dimension in mm:
A, B and K are dependent uppon component dimensions
production tolerance complying DIN IEC 286-3
All dimensions in millimeters unless otherwise stated
Enclosure Type
G218K
Tape Width W (mm)
24
Quantity per meter
Quantity per reel
850
W
B
Dimension P
12
Recommended Reflow Profile
TP: max 250°C (@ solder joint,
customer board level)
T
p
: max: 10…30 sec
Additional Information:
This SMD oscillator has been
designed for pick and place reflow
soldering
SMD oscillators must be on the top
side of the PCB during the reflow
process.
5 of 6
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
