Datasheet> 器件分类 > 嵌入式处理器和控制器> 微控制器和处理器> 88AP312-A2-BGW2C624-TS02

文档预览

88AP312-A2-BGW2C624-TS02: 产品描述RISC Microprocessor, 624MHz, CMOS, PBGA416, 15 X 15 MM, 0.65 MM PITCH, VFBGA-416; 产品类别嵌入式处理器和控制器微控制器和处理器; 文件大小4MB，共214页; 制造商Marvell(美满科技); 官网地址http://www.marvell.com; 标准

下载文档详细参数全文预览

88AP312-A2-BGW2C624-TS02概述

RISC Microprocessor, 624MHz, CMOS, PBGA416, 15 X 15 MM, 0.65 MM PITCH, VFBGA-416

88AP312-A2-BGW2C624-TS02规格参数

参数名称	属性值
是否Rohs认证	符合
零件包装代码	BGA
包装说明	VFBGA, BGA416,21X21,25
针数	416
Reach Compliance Code	compliant
地址总线宽度
边界扫描	YES
最大时钟频率	13.002 MHz
外部数据总线宽度
格式	FLOATING POINT
集成缓存	YES
JESD-30 代码	S-PBGA-B416
长度	15 mm
低功率模式	YES
端子数量	416
最高工作温度	85 °C
最低工作温度	-25 °C
封装主体材料	PLASTIC/EPOXY
封装代码	VFBGA
封装等效代码	BGA416,21X21,25
封装形状	SQUARE
封装形式	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
电源	1.8/3.3 V
认证状态	Not Qualified
座面最大高度	0.93 mm
速度	624 MHz
表面贴装	YES
技术	CMOS
温度等级	OTHER
端子形式	BALL
端子节距	0.65 mm
端子位置	BOTTOM
宽度	15 mm
uPs/uCs/外围集成电路类型	MICROPROCESSOR, RISC
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

Cover

Marvell

PXA3xx

(88AP3xx) Processor

Family

Electrical, Mechanical, and Thermal

Functional Specification

PXA30x Processor (88AP300, 88AP301, 88AP302, 88AP303)

PXA31x Processor (88AP310, 88AP311, 88AP312)

PXA32x Processor (88AP320, 88AP322)

Doc. No. MV-S105156-00,

Rev. 2.0 Version -

April 6, 2009 Released

Marvell.

Moving Forward Faster

PXA3xx (88AP3xx) Processor Family

Electrical, Mechanical, and Thermal Functional Specification

Document Conventions

Note:

Provides related information or information of special importance.

Caution:

Indicates potential damage to hardware or software, or loss of data.

Warning:

Indicates a risk of personal injury.

Document Status

Draft

Preliminary

Tapeout

(Advance)

Preliminary

Information

For internal use. This document has not passed a complete technical review cycle and ECN signoff

process.

This document contains design specifications for a product in its initial stage of design and development.

A revision of this document or supplementary information may be published at a later date.

Marvell may make changes to these specifications at any time without notice.

Contact Marvell Field Application Engineers for more information.

This document contains preliminary specifications.

A revision of this document or supplementary information may be published at a later date.

Marvell may make changes to these specifications at any time without notice. .

Contact Marvell Field Application Engineers for more information.

This document contains specifications for a product in its final qualification stages.

Marvell may make changes to these specifications at any time without notice.

Contact Marvell Field Application Engineers for more information.

X.YZ

Work in Progress Indicator

Zero means document is released.

Various Revisions Indicator

Technical Publication: 3.10

Complete

Information

Milestone Indicator:

Draft = 0.xx

Advance = 1.xx

Preliminary = 2.xx

Complete = 3.xx

Doc Status:

For more information, visit our website at:

www.marvell.com

Disclaimer

No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose,

without the express written permission of Marvell. Marvell retains the right to make changes to this document at any time, without notice. Marvell makes no warranty of any

kind, expressed or implied, with regard to any information contained in this document, including, but not limited to, the implied warranties of merchantability or fitness for any

particular purpose. Further, Marvell does not warrant the accuracy or completeness of the information, text, graphics, or other items contained within this document.

Marvell products are not designed for use in life-support equipment or applications that would cause a life-threatening situation if any such products failed. Do not use

Marvell products in these types of equipment or applications.

With respect to the products described herein, the user or recipient, in the absence of appropriate U.S. government authorization, agrees:

1) Not to re-export or release any such information consisting of technology, software or source code controlled for national security reasons by the U.S. Export Control

Regulations ("EAR"), to a national of EAR Country Groups D:1 or E:2;

2) Not to export the direct product of such technology or such software, to EAR Country Groups D:1 or E:2, if such technology or software and direct products thereof are

controlled for national security reasons by the EAR; and,

3) In the case of technology controlled for national security reasons under the EAR where the direct product of the technology is a complete plant or component of a plant,

not to export to EAR Country Groups D:1 or E:2 the direct product of the plant or major component thereof, if such direct product is controlled for national security reasons

by the EAR, or is subject to controls under the U.S. Munitions List ("USML").

At all times hereunder, the recipient of any such information agrees that they shall be deemed to have manually signed this document in connection with their receipt of any

such information.

Link Street, NetGX, PHYAdvantage, Prestera, Raising The Technology Bar, The Technology Within, Virtual Cable Tester, and Yukon are registered trademarks of Marvell.

Ants, AnyVoltage, Discovery, DSP Switcher, Feroceon, GalNet, GalTis, Horizon, Marvell Makes It All Possible, RADLAN, UniMAC, and VCT are trademarks of Marvell. All

other trademarks are the property of their respective owners.

Doc. No. MV-S105156-00 Rev. 2.0

Version -

Page 2

April 6, 2009 Released

CONTENTS

1.1

1.2

1.3

1.4

1.5

Introduction..................................................................................................................................11

Product Summary ...........................................................................................................................................11

Document Purpose .........................................................................................................................................12

Number Representation ..................................................................................................................................12

Naming Conventions .......................................................................................................................................12

Applicable Documents ....................................................................................................................................12

3.1

3.2

3.3

Functional Overview ...................................................................................................................15

Package Information ...................................................................................................................19

Introduction .....................................................................................................................................................19

Packaging Materials........................................................................................................................................19

PXA32x Processor Packaging Views..............................................................................................................19

3.3.1

PXA32x Processor 456-Ball VF-BGA Package ................................................................................19

3.3.2

PXA320 Processor Detailed Package Dimensions ..........................................................................22

3.3.3

PXA322 Processor Package-on-Package (PoP) ..............................................................................23

3.3.4

PXA322 Processor Detailed 15mm2 POP Dimensions ....................................................................28

PXA31x and PXA30x Processor Package Views............................................................................................28

3.4.1

PXA301 Processor and PXA311 Processor Multi-Chip Package (MCP)..........................................28

3.4.2

PXA301 Processor and PXA311 Processor Detailed MCP Package Dimensions ...........................32

3.4.3

PXA302 and PXA312 Processor Package-on-Package (PoP).........................................................32

3.4.4

PXA302 Processor and PXA312 Processor Detailed 15mm2 POP Dimensions..............................36

3.4.5

PXA300 Processor and PXA310 Processor Discrete Package (VF-BGA) .......................................36

PXA30x Processor Package Views ................................................................................................................40

3.5.1

PXA303 Processor 19mm2 Discrete Package (VF-BGA).................................................................40

3.5.2

PXA303 Processor Detailed VF-BGA Package Dimensions ............................................................43

PXA3xx Processor Family Markings ...............................................................................................................44

3.6.1

PXA32x Processor Markings ............................................................................................................45

3.4

3.5

3.6

4.1

Pin Listing and Signal Definitions .............................................................................................49

Ball Map View .................................................................................................................................................49

4.1.1

PXA32x Processor Ball Maps...........................................................................................................49

4.1.2

PXA31x Processor Ball Maps...........................................................................................................56

4.1.3

PXA30x Processor Ball Maps...........................................................................................................60

4.1.4

PXA30x Processor and PXA302 Processor 15mm2 Multi-Chip Package (MCP) and Package on

Package (POP) Bottom Ball Map63

4.1.5

PXA303 Processor 19mm2 VF-BGA Ball .........................................................................................64

4.1.6

PXA312 and PXA302 Package on Package (POP) Top Ball Maps .................................................67

Pin Use Tables ................................................................................................................................................68

4.2.1

PXA32x Processor Pin Use ..............................................................................................................69

4.2.2

PXA31x Processor Pin Use ..............................................................................................................87

4.2.3

PXA30x Processor Pin Use ............................................................................................................104

4.2.4

Signal Type Definitions ...................................................................................................................126

4.2

5.1

Maximum Ratings and Operation Conditions.........................................................................127

Absolute Maximum Ratings ..........................................................................................................................127

April 6, 2009 Released

Doc. No. MV-S105156-00 Rev. 2.0

Version -

Page 3

PXA3xx (88AP3xx) Processor Family

Electrical, Mechanical, and Thermal Functional Specification

5.2

Operating Conditions ....................................................................................................................................128

6.1

6.2

Electrical Specifications ...........................................................................................................135

DC Voltage and Current Characteristics .......................................................................................................135

Oscillator Electrical Specifications.................................................................................................................138

6.2.1

32.768 kHz Oscillator Specifications ..............................................................................................138

6.2.2

13.000 MHz Oscillator Specifications .............................................................................................139

6.2.3

Clock Outputs .................................................................................................................................140

7.1

7.2

AC Characteristics ....................................................................................................................143

External Memory Pin Interface (EMPI) Memory Timings ..............................................................................143

7.1.1

DDR SDRAM Timing Diagrams and Specifications........................................................................144

Data-Flash Interface (DFI) Memory Timing Specifications............................................................................146

7.2.1

Variable Latency I/O (VLIO) Timing Diagrams and Specifications .................................................147

7.2.2

Flash Memory Timing Diagrams and Specifications.......................................................................152

7.2.3

SRAM Timing Diagrams and Specifications ...................................................................................159

7.2.4

Compact Flash Timing Diagrams and Specifications .....................................................................165

7.2.5

NAND Timing Diagrams and Specifications ...................................................................................168

Quick Capture Camera Interface Timing Diagrams and Specifications ........................................................173

7.3.1

Master-Parallel Timing ....................................................................................................................173

7.3.2

Master-Parallel Interface Timing Specifications..............................................................................173

7.3.3

Slave-Parallel Timing......................................................................................................................174

7.3.4

Slave-Parallel Interface Timing Parameters ...................................................................................175

LCD Timing Diagrams and Specifications.....................................................................................................175

7.4.1

LCD Passive Timing .......................................................................................................................175

7.4.2

LCD Active Panel Timing................................................................................................................177

7.4.3

LCD Smart Panel Timing ................................................................................................................179

SSP Timing Diagrams and Specifications.....................................................................................................181

7.5.1

SSP Slave Mode Timing .................................................................................................................182

7.5.2

SSP Mixed Mode Timing - Processor Master to Clock ..................................................................183

7.5.3

SSP Mixed Mode Timing - Processor Master to Frame .................................................................184

AC ’97 Timing Diagrams and Specifications .................................................................................................184

USB 2.0 Timing Diagrams and Specifications (PXA32x and PXA30x only)..................................................185

MultiMedia Card Timing Diagrams and Specifications..................................................................................186

Secure Digital (SD/SDIO) Timing Diagrams and Specifications ...................................................................187

JTAG Boundary Scan Timing Diagrams and Specifications .........................................................................188

7.3

7.4

7.5

7.6

7.7

7.8

7.9

7.10

8.1

8.2

Power and Reset Specifications ..............................................................................................191

Power Up Timings .........................................................................................................................................191

Powerdown Timings ......................................................................................................................................192

8.2.1

S2/D3/C4 Mode Timings.................................................................................................................192

8.2.2

S3/D4/C4 Mode Timings.................................................................................................................194

Reset Timing .................................................................................................................................................196

8.3.1

Hardware Reset Timing ..................................................................................................................196

8.3.2

Watchdog Reset Timing .................................................................................................................196

8.3.3

GPIO Reset Timing.........................................................................................................................196

Power Consumption ......................................................................................................................................197

8.3

8.4

Doc. No. MV-S105156-00 Rev. 2.0

Version -

Page 4

April 6, 2009 Released

FIGURES

Figure 1:

Figure 2:

Figure 3:

Figure 4:

Figure 5:

Figure 6:

Figure 7:

Figure 8:

Figure 9:

Figure 10:

Figure 11:

Figure 12:

Figure 13:

Figure 14:

Figure 15:

Figure 16:

Figure 17:

Figure 18:

Figure 19:

Figure 20:

Figure 21:

Figure 23:

Figure 22:

Figure 24:

Figure 25:

Figure 26:

Figure 27:

Figure 28:

Figure 29:

Figure 30:

Figure 34:

Figure 35:

Figure 40:

Figure 41:

Figure 42:

Figure 43:

Figure 44:

Figure 45:

Figure 46:

Figure 47:

PXA32x Processor Block Diagram ...................................................................................................16

PXA31x Processor Block Diagram ...................................................................................................17

PXA30x Processor Block Diagram ...................................................................................................18

PXA320 Processor 14x14 mm VF-BGA Package, Top View ...........................................................20

PXA320 Processor 14x14 mm VF-BGA Package, Bottom View ......................................................21

PXA320 Processor 14x14 mm VF-BGA Package, Side View ..........................................................22

14x14mm VF-BGA Daisy-Chain Substrate Diagram ........................................................................22

PXA322 Processor 15-mm2 PoP Package, Top View .....................................................................24

PXA322 Processor 15-mm2 PoP Package, Bottom View ................................................................25

PXA322 Processor 15-mm2 PoP Package, Side View ....................................................................26

PXA322 15-mm2 PoP Daisy-Chain Substrate Diagram ...................................................................27

PXA301 Processor and PXA311 Processor 15-mm2 MCP Package, Top View ..............................29

PXA301 Processor and PXA311 Processor 15-mm2 MCP Package, Bottom View.........................30

PXA301 Processor and PXA311 Processor 15-mm2 MCP Package, Side View .............................31

PXA301 Processor and PXA311 Processor 15-mm2 MCP Daisy-Chain Substrate Diagram ..........31

PXA302 Processor and PXA312 Processor 15-mm2 PoP Package, Top View ...............................33

PXA302 Processor and PXA312 Processor 15-mm2 PoP Package, Bottom View ..........................34

PXA302 Processor and PXA312 Processor 15-mm2 PoP Package, Side View ..............................35

PXA302 Processor and PXA312 Processor 15-mm2 PoP Daisy-Chain Substrate Diagram............35

PXA300 Processor and PXA310 Processor 13-mm2 VF-BGA Package, Top View.........................37

PXA300 Processor and PXA310 Processor 13-mm2 VF-BGA Package, Bottom View ...................38

PXA300 Processor and PXA310 Processor 13-mm2 VF-BGA Daisy-Chain Substrate Diagram .....39

PXA300 Processor and PXA310 Processor 13-mm2 VF-BGA Package, Side View........................39

PXA303 Processor 19-mm2 VF-BGA Package, Top View...............................................................41

PXA303 Processor 19-mm2 VF-BGA Package, Bottom View..........................................................42

PXA303 Processor 19-mm2 VF-BGA Package, Side View ..............................................................42

PXA303 Processor 19-mm2 VF-BGA Daisy-Chain Substrate Diagram ...........................................43

PX3xx (88AP3xx) Processor Family Product Marking Information...................................................45

PXA32x Processor VF-BGA Product Information Decoder .............................................................46

PXA32x Processor Configuration Line Decoding .............................................................................46

PXA320 Processor 14mm2 VF-BGA Ball Map, Left Half..................................................................50

PXA320 Processor 14mm2 VF-BGA Ball Map, Right Half ...............................................................51

PXA310 Processor 13mm2 VF-BGA Ball Map, Left side..................................................................57

PXA310 Processor 13mm2 VF-BGA Ball Map, Right side ...............................................................58

PXA31x Processor 15mm2 MCP and Package-on-Package (PoP, Bottom) Ball Map, Left side .....59

PXA31x Processor 15mm2 MCP and Package-on-Package (PoP, Bottom) Ball Map, Right

side ...................................................................................................................................................60

PXA300 Processor 13mm2 VF-BGA Ball Map, Left side..................................................................61

PXA300 Processor 13mm2 VF-BGA Ball Map, Right side ...............................................................62

PXA30x 15mm2 MCP and Package-on-Package (PoP) Bottom Ball Map, Left side .......................63

PXA30x Processor 15mm2 MCP and Package-on-Package (PoP, Bottom) Ball Map, Right

April 6, 2009 Released

Doc. No. MV-S105156-00 Rev. 2.0

Version -

Page 5

推荐资源

Burr-Brown IS0122P应用电路

用HT-7610A的红外传感音乐插座控制电路

NXP_LPC100/LPC1700_FAQ: 周工网站下载： ...; zhaojun_xf NXP MCU

过程性连续赋值语句: verilog中若一个过程块里面有多个过程性连续赋值语句（如多个assign语句），请问这些语句是顺序执行的吗？求高手指点！...; xianyunyehe216 FPGA/CPLD

LED恒流驱动与不同控制模式的比较: 市场上可以买到的微功率电源芯片有以下几种控制模式：　　PFM、PWM、chargepump、FPWM、PFM/PWM以及pulse-skipPWM、digitalPWM 　　其中常见的有PFM、PWM、chargepump以及PFM/PWM 　　1、 ......; 探路者 LED专区

单片机周期法测量低频率: 怎么用周期法测量低频率，要求用汇编写，测量频率为1Mhz以下，程序原理也行...; sdshiwangtong 51单片机

请教芯片c语言问题: 最近可以说是加入了嵌入式开发的行列, 但在看一些c的程序时发现一些奇怪的语句，比如， bit P80 = 0xffffffbf.0; bit ESIM_R2_CLAMP = 0xffffffbf.1; bit ESIM_R3_5V = 0xffffffbf. ......; cow_cga 编程基础

2008中国房价开始滚雪球式下跌: 就在王石为自己的正确观点纠错时，央视接连不断的开始揭露北京房价真相，并指出北京房价从2007年10月就开始下降，不存在只是量缩的问题。联想起那天在一虎一席谈现场，一个年轻的大学生拿着自己 ......; jiaju3721 聊聊、笑笑、闹闹

在PSpice中仿真数字滤波器的传输线设计

　　设计人员使用Pspice时主要是仿真模拟电路。不过，用它也可以仿真数字滤波器。一个数字滤波器中的主要部件是延时元件、加法器和乘法器。加法器和乘法器可以用运算放大器来实现，延时元件可以用一根传输线来仿真。PSpice中的传输线是一种已被遗忘很久的元件，它可以实现数秒的延迟。　　　　例如，图1给出了一个二阶的回归数字滤波器。该滤波器的传递函数是：　　其中，H(z)是数字滤波器的传...[详细]
用于核磁共振成像系统的振荡器分析

　　核磁共振成像系统(MRI)可以拍摄高分辨率的人体剖面透视图，为医疗症断提供非常有用的信息。射频探针是MRI系统的重要部件，该探针发射出均匀的射频磁场，并接收人体反射回来的磁共振信号，还原出高质量的图像。本文将描述一种核磁共振成像系统探头的电磁分析。　　现在已有很多MRI系统的射频探头，为了提高填充系数，进而提高信噪比，人们越来越关注非柱状线圈的研究。椭园线圈就非常适合门诊应用(如手腕或腹...[详细]
超高频RFID与其他无线网络的电磁兼容性研究

　　无线射频识别(RFID)技术是一种非接触式的自动识别技术，它通过射频信号从目标对象读写相关数据实现自动识别。RFID基本系统由标签、阅读器以及读写器天线3部分组成。　　RFID技术利用射频信号作为信息传输中介实现远距离信息获取，通过高数据速率实现对高速运动物体的识别，并可同时识别多个标签。正由于RFID技术的诸多优点，它在物流管理、公共安全、仓储管理、门禁防伪等方面的应用迅速展开，国际上...[详细]
欧司朗推出发光二极管数据文件的互联网平台

2008年7月9日，欧司朗光电半导体率先推出发光二极管光线数据文件的互联网访问平台，是全球第一家提供该类互联网资源的 LED 制造商。这些光线文件不仅描述 LED 光线的发射模式，而且还包含发射点坐标、发射方向、光线强度和波长等信息。欧司朗的互联网信息资源涵盖包括红外发光二极管 (IRED) 在内的几乎所有 LED 产品组合。透过这平台，客户们不论白天或黑夜，随时都可以获取最新的数据，这无疑为他...[详细]
欲攻手机芯片市场破除高通垄断成关键

　　2006年，英特尔在耗费了6年的时间和约50亿美元的资金投入后，最终放弃了手机芯片市场。时隔两年，英特尔缩小了PC芯片，使手持机具有可以与PC相媲美的处理能力，一款名为凌动的芯片成为英特尔重返手机市场的最新一次尝试。　　成功打造了PC产业链的英特尔，在这样短的时间内做出如此重大的战略转变，足以说明手机市场对其巨大的吸引力。那么，英特尔重返手机芯片市场的深刻内涵是什么？它又能否重新锻造出...[详细]
减小ADC量化噪声的技术

　　数模转换器(ADC)提供了许多系统中模拟信号到数字信号的重要转换。它们完成一个模拟输入信号到二元有限长度输出命令的振幅量化，范围通常在6到18b之间，是一个固有的非线性过程。该非线性特性表现为ADC二元输出中的宽带噪声，称作量化噪声，它限制了一个ADC的动态范围。本文描述了两种时下最流行的方法来改善实际ADC应用中的量化噪声性能：过采样和高频抖动。　　为理解量化噪声缩减法，首先让我们回顾一...[详细]
改变血压监测仪的外观

　　“tensymetry”这个词在《韦伯斯特词典》中没有解释，但在医学界却广为人知。由Tensys Medical Systems公司开发的tensymetry是一种使用生物机械、电气、软件工程的专有组合技术。利用这三种强大的技术，你可在手术室内对病人的心跳血压进行精确、连续、实时和非侵入性测量。　　该技术结出的果实就是该公司的T-line Tensymeter产品。该产品线的最新进展是去年...[详细]
基于逻辑分析内核的FPGA电路内调试技术

　　随着FPGA融入越来越多的能力，对有效调试工具的需求将变得至关重要。对内部可视能力的事前周密计划将能使研制组采用正确的调试战略，以更快完成他们的设计任务。　　“我知道我的设计中存在一个问题，但我没有很快找到问题所需要的内部可视能力。”由于缺乏足够的内部可视能力，调试FPGA基系统可能会受挫。使用通常包含整个系统的较大FPGA时，调试的可视能力成为很大的问题。为获得内部可视能力，设计工程师必...[详细]
推进便携式医疗设计的嵌入式处理器

　　便携式医疗设备的特殊性决定了它们应该是对用户友好的、必须工作在无菌环境下，并且空间占用小、耗能低。同时，便携式医疗设备还需要足够的计算能力以便处理医疗数据，能够连接到无线或有线接口以便记录和发送数据。从设计人员的角度考虑，上述需求需要低功耗的单片机（MCU）和数字信号控制器（Digital Signal Controller，DSC）。　　正是有了嵌入式处理器，设计人员才有可能设...[详细]
英特尔面向嵌入式的双核处理器和高速芯片组

2008 年 7 月 15 日，英特尔公司推出面向嵌入式用户的英特尔 ® 酷睿™ 2 双核处理器 T9400 和移动式英特尔 ® GM45 高速芯片组，并提供长达 7 年的超长生命周期支持。本次推出的处理器和芯片组是全新英特尔 ® 迅驰 ® 2 平台的构成组件，可为移动应用程序带来更卓越的性能、更耐久的电池使用时间和广泛的无线网络互操作性。此外，今日推出的英特尔 ® 酷...[详细]
TD-SCDMA射频测试解决方案

　　为确保中国TD-SCDMA网络规模商用的成功，运营商和设备供应商需要对入网设备进行大量的测试工作，其中射频测试尤为重要。安捷伦公司提供了符合3GPP 规范要求的TD-SCDMA 射频测试全面解决方案，并已广泛应用于各种基站、终端、直放站等设备测试中。下面将分别介绍应用于接收机测试、发射机测试（包括直放站测试）、射频一致性测试以及终端校准等方面的解决方案。 TD-SCDMA接收机性能...[详细]
任重道远 SMT/EMS企业发展需“众人拾柴”

　　SMT历史可以追溯到上世纪70年代末和80年代初，当时中国的电子科技人员已经开始跟踪国外SMT技术的发展，并在小范围内应用SMT技术。上世纪90年代初、中期中国录像机生产线的引进掀起了另一次SMT引进高潮。进入21世纪以来，中国SMT引进步伐大大加快。随着国内对SMT技术的广泛应用，SMT/EMS企业如雨后春笋般兴起。目前SMT/EMS企业主要分布在长三角、珠三角以及环渤海地区。这些地区的S...[详细]
重重危机下中国电子制造业抱团前行

　　随着中国电子制造业的发展和全球电子制造向中国的转移，中国的电子制造公司如雨后春笋。在中国的长三角、珠三角以及环渤海地区，形成了相对完整的电子产业群落。于此同时，作为电子制造业中重要的一环，SMT/EMS产业也主要集中在以上地区。这些地区的SMT/EMS总量占全国80%以上。按地区分，以珠三角及周边地区最强，长三角地区次之，环渤海地区第三。环渤海地区SMT/EMS总量虽与珠三角和长三角相比有较...[详细]
AMD、英特尔之间芯片之战未来进一步升级

　　据国外媒体报道，AMD公司正在研制一种应用于移动设备和笔记本电脑的低功率处理器，该公司于周五证实了这个消息。　　该芯片将与英特尔的原子处理器竞争，有可能取代配备于儿童的二甲酚橙笔记本电脑上的AMD低功耗单晶片Geode x86系统。基于x86的系统芯片设计于2003年曾得到美国国家半导体的嘉奖，Geode是还可应用于薄客户机和嵌入式设备。AMD公司拒绝发布芯片的推出日期。　　AMD去...[详细]
基于TMS320F2812的快速以太网通信系统平台(图)

　　随着Internet应用的日益普及，信息共享程度的不断提高。嵌入式设备的数字化和网络化已经成为必然趋势，目前市场上的主流嵌入式操作系统都包含了TCP/IP网络协议栈。这些商品化的TCP/IP协议栈运行可靠、性能也非常好，但是价格较高，降低了市场竞争力。因此，开发自主知识产权的TCP/IP协议栈的要求变的日益迫切而有意义。　　本文的研究目标是建立一个DSP系统的网络通信平台，实现DSP系统...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多