电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY2305ZZC-1

产品描述PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 INCH, LEAD FREE, TSSOP-8
产品类别逻辑    逻辑   
文件大小210KB,共14页
制造商Cypress(赛普拉斯)
下载文档 详细参数 选型对比 全文预览

CY2305ZZC-1概述

PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 INCH, LEAD FREE, TSSOP-8

CY2305ZZC-1规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
零件包装代码SOIC
包装说明TSSOP,
针数8
Reach Compliance Codecompliant
系列2305
输入调节MUX
JESD-30 代码R-PDSO-G8
JESD-609代码e0
长度4.4 mm
逻辑集成电路类型PLL BASED CLOCK DRIVER
功能数量1
反相输出次数
端子数量8
实输出次数4
最高工作温度70 °C
最低工作温度
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码TSSOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)240
传播延迟(tpd)8.7 ns
认证状态Not Qualified
Same Edge Skew-Max(tskwd)0.25 ns
座面最大高度1.1 mm
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
温度等级COMMERCIAL
端子面层TIN LEAD
端子形式GULL WING
端子节距0.65 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
宽度3 mm
最小 fmax133.33 MHz
Base Number Matches1

文档预览

下载PDF文档
CY2305
CY2309
Low-Cost 3.3V Zero Delay Buffer
Features
• 10-MHz to 100-/133-MHz operating range, compatible
with CPU and PCI bus frequencies
• Zero input-output propagation delay
• Multiple low-skew outputs
— Output-output skew less than 250 ps
— Device-device skew less than 700 ps
— One input drives five outputs (CY2305)
— One input drives nine outputs, grouped as 4 + 4 + 1
(CY2309)
Less than 200 ps cycle-cycle jitter, compatible with
Pentium
-based systems
• Test Mode to bypass phase-locked loop (PLL) (CY2309
only [see “Select Input Decoding” on page 2])
• Available in space-saving 16-pin 150-mil SOIC or
4.4-mm TSSOP packages (CY2309), and 8-pin, 150-mil
SOIC package (CY2305)
• 3.3V operation
• Industrial temperature available
CY2309. It accepts one reference input, and drives out five
low-skew clocks. The -1H versions of each device operate at
up to 100-/133-MHz frequencies, and have higher drive than
the -1 devices. All parts have on-chip PLLs which lock to an
input clock on the REF pin. The PLL feedback is on-chip and
is obtained from the CLKOUT pad.
The CY2309 has two banks of four outputs each, which can
be controlled by the Select inputs as shown in the “Select Input
Decoding” table on page 2. If all output clocks are not required,
BankB can be three-stated. The select inputs also allow the
input clock to be directly applied to the outputs for chip and
system testing purposes.
The CY2305 and CY2309 PLLs enter a power-down mode
when there are no rising edges on the REF input. In this state,
the outputs are three-stated and the PLL is turned off, resulting
in less than 12.0
µA
of current draw for commercial temper-
ature devices and 25.0
µA
for industrial temperature parts. The
CY2309 PLL shuts down in one additional case as shown in
the table below.
Multiple CY2305 and CY2309 devices can accept the same
input clock and distribute it. In this case, the skew between the
outputs of two devices is guaranteed to be less than 700 ps.
The CY2305/CY2309 is available in two/three different config-
urations, as shown in the ordering information (page 10). The
CY2305-1/CY2309-1 is the base part. The CY2305-1H/
CY2309-1H is the high-drive version of the -1, and its rise and
fall times are much faster than the -1s.
Functional Description
The CY2309 is a low-cost 3.3V zero delay buffer designed to
distribute high-speed clocks and is available in a 16-pin SOIC
or TSSOP package. The CY2305 is an 8-pin version of the
Block Diagram
Pin Configuration
SOIC/TSSOP
Top View
REF
CLKA1
CLKA2
V
DD
GND
CLKB1
CLKB2
S2
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
PLL
REF
MUX
CLKOUT
CLKA1
CLKA2
CLKA3
CLKA4
CLKOUT
CLKA4
CLKA3
V
DD
GND
CLKB4
CLKB3
S1
S2
Select Input
Decoding
S1
CLKB1
CLKB2
CLKB3
CLKB4
REF
CLK2
CLK1
GND
1
2
3
4
SOIC
Top View
8
7
6
5
CLKOUT
CLK4
V
DD
CLK3
Cypress Semiconductor Corporation
Document #: 38-07140 Rev. *F
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised November 15, 2004

CY2305ZZC-1相似产品对比

CY2305ZZC-1 CY2305ZZC-1T
描述 PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 INCH, LEAD FREE, TSSOP-8 PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 INCH, LEAD FREE, TSSOP-8
是否无铅 含铅 含铅
是否Rohs认证 不符合 不符合
零件包装代码 SOIC SOIC
包装说明 TSSOP, TSSOP,
针数 8 8
Reach Compliance Code compliant compliant
系列 2305 2305
输入调节 MUX MUX
JESD-30 代码 R-PDSO-G8 R-PDSO-G8
JESD-609代码 e0 e0
长度 4.4 mm 4.4 mm
逻辑集成电路类型 PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
功能数量 1 1
端子数量 8 8
实输出次数 4 4
最高工作温度 70 °C 70 °C
输出特性 3-STATE 3-STATE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TSSOP TSSOP
封装形状 RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度) 240 240
传播延迟(tpd) 8.7 ns 8.7 ns
认证状态 Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.25 ns 0.25 ns
座面最大高度 1.1 mm 1.1 mm
最大供电电压 (Vsup) 3.6 V 3.6 V
最小供电电压 (Vsup) 3 V 3 V
标称供电电压 (Vsup) 3.3 V 3.3 V
表面贴装 YES YES
温度等级 COMMERCIAL COMMERCIAL
端子面层 TIN LEAD Tin/Lead (Sn/Pb)
端子形式 GULL WING GULL WING
端子节距 0.65 mm 0.65 mm
端子位置 DUAL DUAL
处于峰值回流温度下的最长时间 30 30
宽度 3 mm 3 mm
最小 fmax 133.33 MHz 133.33 MHz
【中科蓝讯AB32VG1 RISC-V板“碰上”RTT测评】看门狗
本帖最后由 xiyue521 于 2021-5-16 01:48 编辑 看门狗的目的是为了保护芯片避免其进入死循环(或者说程序跑飞)。看门狗有一个输入端和一个输出端。看门狗和单片机程序的主体部分连接, ......
xiyue521 国产芯片交流
MSP430 点灯
大家分享 大家分享...
huang80 微控制器 MCU
【TI首届低功耗设计大赛】试玩Hijack(1):闲言碎语讲一讲
看过《MCU工程师炼成记》,不免对书中提到的“把iPhone变成一台心电图”感兴趣; 它的亮点在于通过手机的耳机插座传递数据,完美实现手机与外设的MCU通信。 177204 国外一个开源项 ......
sacq 微控制器 MCU
电压采样不准
电压采样不准 当把R10断开的时候 分压是准的当把R10接上送入MCU的ADC口时分压不准误差很大,这种情况你们怎么处理的? 1.我采用加一个运放跟随的方式,阻抗变换(输入阻抗大,输出阻 ......
QWE4562009 分立器件
超级搞笑,瞌睡中的宝宝挑战睡觉极限!
http://player.56.com/v_Mzc0MzIzNzk.swf...
fish001 聊聊、笑笑、闹闹
关于MC52i
在用MSP430控制GPRS时,通过什么方式得到它的返回值如OK或者Error?...
l0700830216 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2509  1379  423  917  544  10  29  17  36  21 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved