电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MN102HF51K

产品描述Microcontroller, 16-Bit, FLASH, 12MHz, CMOS, PDIP64, 0.750 INCH, PLASTIC, SDIP-64
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小158KB,共3页
制造商Panasonic(松下)
官网地址http://www.panasonic.co.jp/semicon/e-index.html
下载文档 详细参数 全文预览

MN102HF51K概述

Microcontroller, 16-Bit, FLASH, 12MHz, CMOS, PDIP64, 0.750 INCH, PLASTIC, SDIP-64

MN102HF51K规格参数

参数名称属性值
厂商名称Panasonic(松下)
零件包装代码DIP
包装说明0.750 INCH, PLASTIC, SDIP-64
针数64
Reach Compliance Codeunknown
具有ADCYES
地址总线宽度
位大小16
最大时钟频率12 MHz
DAC 通道YES
DMA 通道NO
外部数据总线宽度
JESD-30 代码R-PDIP-T64
长度58.4 mm
I/O 线路数量50
端子数量64
PWM 通道YES
封装主体材料PLASTIC/EPOXY
封装代码SDIP
封装形状RECTANGULAR
封装形式IN-LINE
认证状态Not Qualified
ROM可编程性FLASH
座面最大高度5.2 mm
速度12 MHz
最大供电电压3.6 V
最小供电电压3 V
标称供电电压3.3 V
表面贴装NO
技术CMOS
端子形式THROUGH-HOLE
端子节距1.778 mm
端子位置DUAL
宽度19.05 mm
uPs/uCs/外围集成电路类型MICROCONTROLLER

文档预览

下载PDF文档
MN102H51K
Type
ROM (×16-bit)
×
RAM (× 16-bit)
×
Package
(Old Package)
Minimum Instruction
Execution Time
Interrupts
MN102H51K
256 K
8K
SDIP064-P-0750C
*Pb free
(SDIP064-P-0750)
83 ns (at 3.6 V to 3.0 V, 12 MHz)
External (6 lines)
Internal (30 lines) : Timer
×
11, A/D
×
1, Undefined command
×
1, RESET
×
1, OSD
×
2, Serial
×
4,
I
2
C
×
1, Caption
×
4, Remote control
×
1, Address coincidence
×
4
Caption
• Built-in sync separator
×
2
50
• Common use
8-bit
×
12-ch. (with S/H)
8-bit
×
7-ch.
I/O Pins
I/O
A/D Inputs
D/A Inputs
PWM
4-bit
×
4-ch. (analog R, G, B, YM output)
Special Ports
CRTC
Notes
Remote control reception
3-layer display (graphics, characters, splits)
Remote control input discriminant circuit built-in
Electrical Characteristics
D/A characteristics
Parameter
Symbol
IFS
VO
ea
se
ht v
tp is
:// it
pa fo
na llo
so win
ni g
c. U
co R
.jp L a
/s bo
em u
ic t la
on te
/e st
-in in
de for
x. ma
ht t
m ion
l
.
Limit
typ
5.0
Condition
min
4.5
RL = 200
Ω,
VREF = 1.2 V, RIREF = 1.2 kΩ
RL = 200
Ω,
VREF = 1.2 V, RIREF = 1.2 kΩ
0.9
RL = 200
Ω,
VREF = 1.2 V, RIREF = 1.2 kΩ
RL = 200
Ω,
VREF = 1.2 V, RIREF = 1.2 kΩ
VREF = 1.2 V, RIREF = 1.2 kΩ, Error from 4-channel average IFS
M
Di ain
sc te
on na
tin nc
ue e/
d
Timer Counter
8-bit timer
×
4
16-bit timer
×
2
Watchdog timer: 17-bit
×
1
Serial Interface
I
2
C
×
1: for multimaster mode, bus line (output) has 2 systems
Sync serial / I
2
C (master) / UART
×
2
Unit
max
5.5
1.1
±
0.5
±
0.5
±
5
mA
V
LSB
LSB
%
D/A full-scale output current
D/A output voltage setting range
D/A non-linear error
NLE
D/A differential non-linear error
D/A channel interval error
Pl
DNLE
IFS
(Ta = 25°C , VDD = AVDD = 3.3 V , VSS = 0 V , fosc = 4 MHz)
160
MAE00014AEM

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1751  1321  2835  989  2524  26  11  54  24  43 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved