电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

US2GA

产品描述SURFACE MOUNT REVERSE VOLTAGE 50 TO 1000 VOLTS
文件大小148KB,共2页
制造商Pacelader Industrial
下载文档 选型对比 全文预览

US2GA在线购买

供应商 器件名称 价格 最低购买 库存  
US2GA - - 点击查看 点击购买

US2GA概述

SURFACE MOUNT REVERSE VOLTAGE 50 TO 1000 VOLTS

文档预览

下载PDF文档
US2AA thru US2MA
SURFACE MOUNT REVERSE VOLTAGE 50 TO 1000 VOLTS
ULTRA FAST RECTIFIERS FORWARD
CURRENT - 2.0 AMPERES
SMA/DO-214AC
.055(1.40)
.062(1.60)
.098(2.50)
.114(2.90)
.157(4.00)
.181(4.60)
.006(.152)
.012(.305)
.078(2.00)
.096(2.44)
.030(0.76)
.060(1.52)
.004(.102)
.008(.203)
.188(4.80)
.208(5.28)
Dimensions in inches and (millimeters)
FEATURES
For surface mounted applications
Low profile package
Built-in strain relief
Easy pick and place
Ultrafast recovery times for high efficiency
Plastic package has Underwriters Laboratory
Flammability classification 94V-0
Glass passivated junction
High temperature soldering
260
o
C/10seconds at terminals
MECHANICAL DATA
Case JEDEC DO-214AC molded plastic
Terminals Solder plated, solderable per
MIL-STD-750, Method 2026
Polarity Indicated by cathode band
Standard Packaging 12mm tape (ELA-481)
Weight 0.064grams
MAXIMUM RATIXGS AND ELECTRICAL CHARACTERISTICS
Ratings at 25
o
C ambient temperature unless otherwise specified
Single phase, half wave, 60Hz, resistive or inductive load
For capacitive load, derate current by 20%
SYMBOL US2AA US2BA US2DA US2FA US2GA US2JA US2KA US2MA
UNITS
Maximum Repetitive Peak Reverse Voltage
Maximum RMS Voltage
Maximum DC Blocking Voltage
Maximum Average Forward Rectified Current @ T
L
=100 C
Peak Forward Surge Current 8.3ms Single Half Sine-Wave
Superimposed on Rated Load (JEDEC Method) T
A
=55
0
C
MaximumInstantaneous Forward Voltage at 2.0A DC
Maximum DC Reverse Current @T
A
=25
0
C
at Rated DC Blocking Voltage @T
A
=100
0
C
Typical Junctionn Capacitance (NOTE 2)
Maximum Reverse Recovery Time (NOTE 1) T
J
=25
0
C
Maximum Thermal Resistance (NOTE 3)
Operating and Storage Temperature Range
0
V
RRM
V
RMS
V
DC
I
(AV)
I
FSM
V
F
I
R
C
J
T
RR
T
J
T
J
T
STG
50
35
50
100
70
100
200
140
200
300
210
300
2.0
50
400
280
400
600
420
600
800
560
800
1000
700
1000
Volts
Volts
Volts
Amps
Amps
1.0
5.0
100
50
50
1.3
1.7
Volts
A
30
75
pF
nS
0
-55 to +150
-55 to +150
C
C
0
NOTES
1. Rverse Recovery Test Condibons I
F
=5A, I
R
=1A, l
RR
=0.25A
2. Measured at 1 MHz and applied reverse Voltag of 4.0VDC
3. Measured on P
.C.Board with 0.2 x0.2 (5mmX5mm) Copper Pad Area.
www.paceleader.tw
1

US2GA相似产品对比

US2GA US2MA US2KA US2JA US2FA US2DA US2BA US2AA
描述 SURFACE MOUNT REVERSE VOLTAGE 50 TO 1000 VOLTS SURFACE MOUNT REVERSE VOLTAGE 50 TO 1000 VOLTS SURFACE MOUNT REVERSE VOLTAGE 50 TO 1000 VOLTS SURFACE MOUNT REVERSE VOLTAGE 50 TO 1000 VOLTS SURFACE MOUNT REVERSE VOLTAGE 50 TO 1000 VOLTS SURFACE MOUNT REVERSE VOLTAGE 50 TO 1000 VOLTS SURFACE MOUNT REVERSE VOLTAGE 50 TO 1000 VOLTS SURFACE MOUNT REVERSE VOLTAGE 50 TO 1000 VOLTS

推荐资源

关于直流电机的驱动?
有谁有小直流电机驱动电路图和程序??...
shhuikun 嵌入式系统
战“疫”期间,教您如何做到手中无仪器,心中有仪器?
这几天,各位工程师都接到了在家远程办公的消息 458905 随着新冠疫情期间的这波复工潮,远程办公变得非常必要,我们需要尽可能将面对面的工作,通过高速网络化的方式支撑,变成安全、高 ......
eric_wang 综合技术交流
基于ADE7757的智能电能计量系统
3Q 本帖最后由 zhaojun_xf 于 2011-6-28 16:38 编辑 ]...
zhaojun_xf ADI 工业技术
数字电路FPGA的基本理论与设计技巧
数字电路FPGA的基本理论与设计技巧 A、c和Verilog的相同点和不同点(关键在不同点,难点是Verilog仿真语义),其中仿真语义包括阻塞与非阻塞、毛刺、同步设计与异步设计(例如同步复位 ......
lvfanzai FPGA/CPLD
以貌取人定律
223289 223290 前,以貌取人就已经开始与选官制度相联系 223291 223292 223293 ...
白丁 聊聊、笑笑、闹闹
怎么制作三线制的串口线??
各位牛人,请教一下,我要做一条三线制的串口线,应该怎么做?需要什么材料和设备?我看了一下资料,对什么是三线制都没有头绪啊....
yjq_518 嵌入式系统

热门文章更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1490  436  2012  492  1870  30  9  41  10  38 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved