1/3
VDSD2-DIP Series DC-DC Converter
Rev. 06-2006
Description
Designed to convert fixed volt-
ages into an isolated voltage, the
VDSD2-DIP series is well suited
for providing board-mount local
supplies in a wide range of appli-
cations, including mixed
analog/digital circuits, test &
measurement equip.,
process/machine controls, data-
com/telecom fields, etc...
The semi-regulated output can be
followed by 3-terminal regulators
to provide output protection, in
addition to output regulation.
Features
·Isolated 2 W output
·Temperature range: -40°C~+85°C
·Unregulated
·High efficiency to 87%
·Dual independent voltage output
·Small footprint
·DIP package style
·Industry standard pinout
·UL94-V0 package
·No heatsink required
·1K Vdc isolation
·No external component required
·Low cost
Model
Number
VDSD2-S5-DI5-DIP
VDSD2-S5-DI9-DIP
VDSD2-S5-DI12-DIP
VDSD2-S5-DI15-DIP
VDSD2-S12-DI5-DIP
VDSD2-S12-DI9-DIP
VDSD2-S12-DI12-DIP
VDSD2-S12-DI15-DIP
VDSD2-S24-DI5-DIP
VDSD2-S24-DI9-DIP
VDSD2-S24-DI12-DIP
VDSD2-S24-DI15-DIP
Input Voltage
Nominal
Range
5 Vdc
4.5~5.5 Vdc
5 Vdc
4.5~5.5 Vdc
5 Vdc
5 Vdc
12 Vdc
12 Vdc
12 Vdc
12
24
24
24
24
Vdc
Vdc
Vdc
Vdc
Vdc
4.5~5.5 Vdc
4.5~5.5 Vdc
10.8~13.2 Vdc
10.8~13.2 Vdc
10.8~13.2 Vdc
10.8~13.2
21.6~26.4
21.6~26.4
21.6~26.4
21.6~26.4
Vdc
Vdc
Vdc
Vdc
Vdc
Output
Voltage
5, 5 Vdc
9, 9 Vdc
12,
15,
5,
9,
12,
15,
5,
9,
12,
15,
12 Vdc
15 Vdc
5 Vdc
9 Vdc
12 Vdc
15 Vdc
5 Vdc
9 Vdc
12 Vdc
15 Vdc
Output Current
Package
Max.
Min.
Efficiency Style
200, 200 mA
20, 20 mA
82%
DIP
112, 112 mA
12, 12 mA
83%
DIP
84,
67,
200,
112,
84,
67,
200,
112,
84,
67,
84 mA
67 mA
200 mA
112 mA
84 mA
67 mA
200 mA
112 mA
84 mA
67 mA
9,
7,
20,
12,
9,
7,
20,
12,
9,
7,
9 mA
7 mA
20 mA
12 mA
9 mA
7 mA
20 mA
12 mA
9 mA
7 mA
85%
85%
83%
84%
86%
86%
84%
85%
87%
87%
DIP
DIP
DIP
DIP
DIP
DIP
DIP
DIP
DIP
DIP
Output Specifications
Item
Output power
Line Regulation
Load Regulation
Output voltage accuracy
Temperature drift
Output ripple
Switching frequency
Note:
1. All specifications measured at TA=25°C, humidity <75%, nominal input voltage and rated output load unless
otherwise specified.
Test conditions
For Vin change of 1%
10% to 100% full load
See tolerance envelope graph
100% load
20 MHz Bandwidth
Full load, nominal input
Min.
0.2
Typ.
Max.
2
1.2
15
0.03
200
Units
W
%
%
%/°C
mVp-p
KHz
100
75
V-Infinity, LLC, 20050 SW 112th Ave., Tualatin, OR 97062
www.v-infinity.com
1-866-372-1258
2/3
VDSD2-DIP Series DC-DC Converter
Rev. 06-2006
General Specifications
Short circuit protection
Temperature rise at full load
Cooling
Operating temperature range
Storage temperature range
Soldering temperature
Storage humidity range
Case material
safety
MTBF
Burn-in
1 second
25°C Max, 15°C Typ.
Free air convection
-40°C to +85°C
-55°C to +125°C
300°C (1.5mm from case for 10 sec.)
<95%
Plastic (UL94-V0)
approved to UL60950-1 (E222736)
>3,500,000 hrs.
Full load at +85°C, for 4 hours at no-load and 4 hours at full load.
Isolation Specifications
Item
Isolation Voltage
Insulation Resistance (Vin/Vout)
Insulation Resistance (Vout1/Vout2)
Test Conditions
Tested for 1 min.
Test at 500 Vdc
Test at 500 Vdc
Min.
1000
1000
1000
Typ.
Max.
Units
Vdc
MΩ
MΩ
Typical Characteristics
Output Current (%)
Ambient Temperature
(
C
)
Outline Dimensions &
Recommended Layout Pattern
Pin
1
7
8
9
10
11
14
-Vin
NC
+Vout2
-Vout2
+Vout1
-Vout1
+Vin
1
14
7
11 10
9 8
14
1
11 10
9 8
7
Note: All Pins on a 2.54mm pitch; All Pin diameters are 0.50 mm; all dimensions in mm.
V-Infinity, LLC, 20050 SW 112th Ave., Tualatin, OR 97062
www.v-infinity.com
1-866-372-1258
3/3
VDSD2-DIP Series DC-DC Converter
Rev. 06-2006
Application Notes:
- Input filtering
To reduce the reflected ripple current and minimize
EMI, especially when the converter input is more
than 2” away from the DC source, it is recommended
to connect a low ESR electrolytic capacitor between
Vin and Gnd. The values suggested are as shown in
Table 1. If additional filtering is required, the
capacitance may be increased, or expanded to an LC
network as shown in Figure 1.
- Minimum loading
The converter needs a minimum of 10% loading to
maintain output regulation. Operation under no-load
conditions will not cause immediate damages but
may reduce reliability, and cause performance not to
meet specifications.
- Regulation
With a semi-regulated design, the converter’s output
voltage varies with load current and will change
proportionally to the input voltage. If regulated
output is needed, an external regulator can be used
as shown in Figure 2.
- Protection
The converter has minimal protection against input
over-voltage or output over-load, and may be
permanently damaged if exposed to these conditions.
An input clamping device can be used for input
voltage limiting. An input fuse or an output fuse
can also be used to protect against over-loading.
Table 1
Input Voltage
5V
12 V
24 V
External Input Capacitance
4.7 µF
2.2 µF
1.0 µF
- Output filtering
An output capacitor is needed to meet output ripple
requirements as shown in Table 2.
Output capacitance may be increased for additional
filtering, but should not exeed 10µF or expanded to
an LC network as in Figure 1.
- External Regulator
An external 3-terminal regulator can be connected
to the output of the converter to achieve full
regulation. Make sure the converter’s output voltage
provides sufficient head room for the regulator. An
additional benefit is that the built-in protection
features in the regulator, such as OCP, OTP, etc, will
protect the converter also. In a complimentory
supply, a negative output regulator must be used to
Table 2
External Ouput Capacitance
4.7 µF
2.2 µF
1.0 µF
0.47 µF
Vout
5V
9V
12 V
15 V
achieve the negative regulated output.
+Vout1
+Vin
REG
DC DC
-Vin
-Vout1
+Vout2
-Vout2
REG
+Vin
+Vout1
-Vout1
L
L
DC DC
+Vout1
C
-Vin
REG
+Vout2
-Vout2
+Vin
C
DC DC
(Figure 1)
L
C
-Vout1
+Vout2
-Vout2
-Vin
(Figure 2)
V-Infinity, LLC, 20050 SW 112th Ave., Tualatin, OR 97062
www.v-infinity.com
1-866-372-1258
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
