Datasheet> 器件分类 > 嵌入式处理器和控制器> 微控制器和处理器> 88ALP01-XX-TFJ1C000

文档预览

88ALP01-XX-TFJ1C000: 产品描述Microprocessor Circuit, CMOS, PQFP128, 14 X 14 MM, LEAD FREE, TQFP-128; 产品类别嵌入式处理器和控制器微控制器和处理器; 文件大小2MB，共160页; 制造商Marvell(美满科技); 官网地址http://www.marvell.com; 标准

下载文档详细参数全文预览

88ALP01-XX-TFJ1C000概述

Microprocessor Circuit, CMOS, PQFP128, 14 X 14 MM, LEAD FREE, TQFP-128

88ALP01-XX-TFJ1C000规格参数

参数名称	属性值
是否无铅	不含铅
是否Rohs认证	符合
零件包装代码	QFP
包装说明	TFQFP,
针数	128
Reach Compliance Code	compliant
JESD-30 代码	S-PQFP-G128
长度	14 mm
端子数量	128
最高工作温度	70 °C
最低工作温度
封装主体材料	PLASTIC/EPOXY
封装代码	TFQFP
封装形状	SQUARE
封装形式	FLATPACK, THIN PROFILE, FINE PITCH
峰值回流温度（摄氏度）	NOT SPECIFIED
认证状态	Not Qualified
座面最大高度	1.2 mm
最大供电电压	1.26 V
最小供电电压	1.14 V
标称供电电压	1.2 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子形式	GULL WING
端子节距	0.4 mm
端子位置	QUAD
处于峰值回流温度下的最长时间	NOT SPECIFIED
宽度	14 mm
uPs/uCs/外围集成电路类型	MICROPROCESSOR CIRCUIT
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

Cover

88ALP01

PCI to NAND, SD and Camera Host

Controller

Datasheet

Doc. No. MV-S103921-00, Rev. –

July 17, 2007

Marvell.

Moving Forward Faster

Document Classification: Proprietary Information

88ALP01

Datasheet

Document Conventions

Note:

Provides related information or information of special importance.

Caution:

Indicates potential damage to hardware or software, or loss of data.

Warning:

Indicates a risk of personal injury.

Document Status

Doc Status: Preliminary

Technical Publication: x.xx

For more information, visit our website at:

www.marvell.com

Disclaimer

No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, for any purpose,

without the express written permission of Marvell. Marvell retains the right to make changes to this document at any time, without notice. Marvell makes no warranty of any

kind, expressed or implied, with regard to any information contained in this document, including, but not limited to, the implied warranties of merchantability or fitness for any

particular purpose. Further, Marvell does not warrant the accuracy or completeness of the information, text, graphics, or other items contained within this document.

Marvell products are not designed for use in life-support equipment or applications that would cause a life-threatening situation if any such products failed. Do not use

Marvell products in these types of equipment or applications.

With respect to the products described herein, the user or recipient, in the absence of appropriate U.S. government authorization, agrees:

1) Not to re-export or release any such information consisting of technology, software or source code controlled for national security reasons by the U.S. Export Control

Regulations ("EAR"), to a national of EAR Country Groups D:1 or E:2;

2) Not to export the direct product of such technology or such software, to EAR Country Groups D:1 or E:2, if such technology or software and direct products thereof are

controlled for national security reasons by the EAR; and,

3) In the case of technology controlled for national security reasons under the EAR where the direct product of the technology is a complete plant or component of a plant,

not to export to EAR Country Groups D:1 or E:2 the direct product of the plant or major component thereof, if such direct product is controlled for national security reasons

by the EAR, or is subject to controls under the U.S. Munitions List ("USML").

At all times hereunder, the recipient of any such information agrees that they shall be deemed to have manually signed this document in connection with their receipt of any

such information.

Link Street, NetGX, PHYAdvantage, Prestera, Raising The Technology Bar, The Technology Within, Virtual Cable Tester, and Yukon are registered trademarks of Marvell.

Ants, AnyVoltage, Discovery, DSP Switcher, Feroceon, GalNet, GalTis, Horizon, Marvell Makes It All Possible, RADLAN, UniMAC, and VCT are trademarks of Marvell. All

other trademarks are the property of their respective owners.

Doc. No. MV-S103921-00 Rev. –

Page 2

Document Classification: Proprietary Information

July 17, 2007, Preliminary

Table of Contents

Product Overview ....................................................................................................................................... 3

1.1

1.2

1.3

Signal Description ....................................................................................................................... 21

Signal Diagram................................................................................................................................................21

128-Pin TQFP Package ..................................................................................................................................22

Pin Description ................................................................................................................................................23

2.1

Functional Description................................................................................................................ 29

System Overview ............................................................................................................................................29

2.1.1

System Component Description .......................................................................................................29

2.1.1.1 Power Supplies ..................................................................................................................29

2.1.1.2 External Reference Clock...................................................................................................30

2.1.1.3 External TWSI EEPROM (VPD) .........................................................................................30

Functional Overview........................................................................................................................................30

2.2.1

PCI Bus Interface Unit ......................................................................................................................30

2.2.1.1 Slave Access to Configuration Space ................................................................................31

2.2.1.2 Slave Access to Memory Resources..................................................................................31

2.2.1.3 Master Access ....................................................................................................................31

2.2.1.4 Parity Generation/Check ....................................................................................................32

2.2.2

NAND Flash Controller .....................................................................................................................33

2.2.2.1 Write Operations ................................................................................................................33

2.2.2.2 Read Operations ................................................................................................................33

2.2.3

SDIO Host Controller ........................................................................................................................38

2.2.3.1 Features .............................................................................................................................39

2.2.3.2 SD Bus Protocol Description ..............................................................................................39

2.2.3.3 Special Bus Transactions ...................................................................................................40

2.2.3.4 Card Detection ...................................................................................................................44

2.2.4

CMOS Camera Interface Controller..................................................................................................45

2.2.4.1 Features .............................................................................................................................45

2.2.4.2 I/O Signals..........................................................................................................................45

2.2.4.3 Interface Modes..................................................................................................................46

2.2.4.4 Input/Output Matrix.............................................................................................................47

2.2.4.5 Video Timing Reference Codes (SAV and EAV)................................................................47

2.2.4.6 RGB Input Data Formats ....................................................................................................48

2.2.4.7 CCIC Recommended Programming Sequence .................................................................49

2.2.5

VPD Serial EEPROM........................................................................................................................49

2.2.5.1 VPD Serial EEPROM Loader .............................................................................................50

2.2.5.2 VPD Two-Wire Serial Interface ..........................................................................................51

2.2.6

Device Reset ....................................................................................................................................52

2.2.7

Reset Configuration ..........................................................................................................................52

2.2.8

Clock Generation/Distribution ...........................................................................................................52

2.2.9

PME on Wake up event ....................................................................................................................52

2.2.9.1 Power Management Support..............................................................................................53

2.2.9.2 PCI Device Power States ...................................................................................................53

2.2.9.3 Wake-Up Sequence ...........................................................................................................53

2.2.10 Clock Run (CLK_RUNn) ...................................................................................................................54

2.2.11 Power on Reset Delay ......................................................................................................................54

2.2

July 17, 2007, Preliminary

Document Classification: Proprietary Information

Doc. No. MV-S103921-00 Rev. –

Page 5

88ALP01-XX-TFJ1C000

88ALP01-XX-TFJ1C000概述

88ALP01-XX-TFJ1C000规格参数

文档预览

推荐资源