电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CAT5411JI-50-TE13

产品描述Dual Digitally Programmable Potentiometers (DPP) with 64 Taps and SPI Interface
产品类别模拟混合信号IC    转换器   
文件大小92KB,共16页
制造商Catalyst
官网地址http://www.catalyst-semiconductor.com/
下载文档 详细参数 全文预览

CAT5411JI-50-TE13概述

Dual Digitally Programmable Potentiometers (DPP) with 64 Taps and SPI Interface

CAT5411JI-50-TE13规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Catalyst
零件包装代码SOIC
包装说明SOP, SOP24,.4
针数24
Reach Compliance Codeunknow
ECCN代码EAR99
其他特性NONVOLATILE MEMORY
控制接口3-WIRE SERIAL
转换器类型DIGITAL POTENTIOMETER
JESD-30 代码R-PDSO-G24
JESD-609代码e0
长度15.4 mm
湿度敏感等级1
功能数量2
位置数64
端子数量24
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装等效代码SOP24,.4
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)240
电源3/5 V
认证状态Not Qualified
电阻定律LINEAR
最大电阻容差20%
最大电阻器端电压3 V
最小电阻器端电压
座面最大高度2.65 mm
标称供电电压3 V
表面贴装YES
标称温度系数300 ppm/°C
温度等级INDUSTRIAL
端子面层TIN LEAD
端子形式GULL WING
端子节距1.27 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
标称总电阻50000 Ω
宽度7.5 mm

文档预览

下载PDF文档
CAT5411
Dual Digitally Programmable Potentiometers (DPP™) with
64 Taps and SPI Interface
FEATURES
s
Two linear-taper digitally programmable
H
GEN
FR
ALO
EE
LE
A
D
F
R
E
E
TM
s
Automatic recall of saved wiper settings at
potentiometers
s
64 resistor taps per potentiometer
s
End to end resistance 2.5k
, 10k
, 50k
or 100k
s
Potentiometer control and memory access via
power up
s
2.5 to 6.0 volt operation
s
Standby current less than 1
µ
A
s
1,000,000 nonvolatile WRITE cycles
s
100 year nonvolatile memory data retention
s
24-lead SOIC, 24-lead TSSOP, and BGA
s
Industrial temperature ranges
SPI interface: Mode (0, 0) and (1, 1)
s
Low wiper resistance, typically 80Ω
s
Nonvolatile memory storage for up to four wiper
settings for each potentiometer
DESCRIPTION
The CAT5411 is two Digitally Programmable
Potentiometers (DPPs™) integrated with control logic
and 16 bytes of NVRAM memory. Each DPP consists of
a series of 63 resistive elements connected between two
externally accessible end points. The tap points between
each resistive element are connected to the wiper outputs
with CMOS switches. A separate 6-bit control register
(WCR) independently controls the wiper tap switches for
each DPP. Associated with each wiper control register
are four 6-bit non-volatile memory data registers (DR)
used for storing up to four wiper settings. Writing to the
wiper control register or any of the non-volatile data
registers is via a SPI serial bus. On power-up, the
contents of the first data register (DR0) for each of the
two potentiometers is automatically loaded into its
respective wiper control register.
The CAT5411 can be used as a potentiometer or as a
two terminal, variable resistor. It is intended for circuit
level or system level adjustments in a wide variety of
applications.
PIN CONFIGURATION
SOIC Package (J, W)
VCC
RL0
RH0
RW0
CS
WP
SI
A1
RL1
RH1
RW1
GND
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
CAT
19
5411
18
17
16
15
14
13
1
A
B
RW0
RL0
VCC
NC
NC
NC
NC
NC
NC
NC
A0
SO
HOLD
SCK
NC
NC
NC
NC
2
CS
WP
RH0
NC
SO
A0
SI
A1
RL1
RH1
RW1
GND
NC
NC
NC
NC
SCK
HOLD
3
A1
SI
RH1
NC
HOLD
SCK
TSSOP Package (U, Y)
1
2
3
4
5
6
7
8
9
10
11
12
4
RL1
RW1
VSS
NC
NC
NC
24
23
22
21
20
CAT
19
5411
18
17
16
15
14
13
WP
CS
RW0
RH0
RL0
VCC
NC
NC
NC
NC
A0
SO
FUNCTIONAL DIAGRAM
RH0
RH1
CS
SCK
SI
SO
SPI BUS
INTERFACE
WIPER
CONTROL
REGISTERS
R W0
R W1
WP
A0
A1
CONTROL
LOGIC
NONVOLATILE
DATA
REGISTERS
RL0
RL1
BGA
C
D
E
F
Top View - Bump Side Down
© 2004 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
Document No. 2114, Rev. G
1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1459  1654  258  826  2209  30  34  6  17  45 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved