Product Specification
PE4273
Product Description
The PE4273 RF Switch is designed for the TV tuner,
PCTV, set top box, DTV, DVR and general broadband
applications. This device offers industry leading
broadband linearity, 1.5 kV ESD tolerance and a
simple CMOS interface. It offers a simple alternative
solution to pin diode and mechanical relay switches.
The PE4273 SPDT Broadband RF Switch is
manufactured on Peregrine’s UltraCMOS
®
process, a
patented variation of silicon-on-insulator (SOI)
technology on a sapphire substrate, offering the
performance of GaAs with the economy and
integration of conventional CMOS.
SPDT Broadband UltraCMOS
®
5 – 3000 MHz RF Switch
Features
Single-pin or complementary CMOS
logic control inputs
High ESD tolerance of 1.5 kV
Low insertion loss
Figure 1. Functional Diagram
O
IT
ESD
R F1
BS
C
ESD
ESD
RFC
Document No. 70-0174-05
│
www.psemi.com
R
EP
LA
O
V2
CMOS
Control
Driver
V2
E
W
R F2
©2005-2012 Peregrine Semiconductor Corp. All rights reserved.
Page 1 of 12
LE
H
PE
T
+32 dBm
Package type: 6-lead SC-70
Figure 2. Package Type
6-lead SC-70
42
59
E
0.50 dB at 1000 MHz
0.65 dB at 2000 MHz
34.5 dB at 1000 MHz
25 dB at 2000 MHz
Isolation
Typical input 1 dB compression point of
PE4273
Product Specification
Table 1. Electrical Specifications @ +25°C, V
DD
= 3V
(Z
S
= Z
L
= 75
Ω
)
Parameter
Operation Frequency
Insertion Loss
Isolation (RFC - RF1/RF2)
Isolation (RF1 - RF2)
Return Loss
‘ON’ Switching Time
2
‘OFF’ Switching Time
2
Video Feedthrough
1,2
Input 1 dB Compression
2
Input IP3
2
Notes:
5 MHz
1000 MHz
5 - 3000 MHz
1000 MHz
2000 MHz
1000 MHz
2000 MHz
1000 MHz
2000 MHz
1000 MHz
2000 MHz
50% CTRL to 0.1 dB of final value, 1 GHz
50% CTRL to 25 dB isolation, 1 GHz
32.5
23
38.5
26
Conditions
Min
5
Typical
Max
3000
Units
MHz
dB
dB
dB
dB
dB
dB
dB
dB
μs
μs
mV
pp
dBm
dBm
dBm
dBm
0.50
0.65
34.5
25
40.5
28
0.60
0.75
5 MHz, 19 dBm input power
1000 MHz, 19 dBm input power
1. Measured with a 1 ns risetime, 0/3 V pulse and 500 MHz bandwidth
2. Measured in a 50
Ω
system
R
EP
LA
O
BS
C
E
W
O
IT
©2005-2012 Peregrine Semiconductor Corp. All rights reserved.
Page 2 of 12
LE
H
PE
T
<2
29
32
28
30
54
53
Document No. 70-0174-05
│
UltraCMOS
®
RFIC Solutions
42
59
E
18.5
14
0.725
1.5
1.3
0.625
PE4273
Product Specification
Figure 3. Pin Configuration (Top View)
pin 1
Table 4. Absolute Maximum Ratings
Symbol
Parameter/Conditions
Power supply voltage
Voltage on any input
Storage temperature range
Operating temperature
range
Input power (50
Ω)
100 - 3000
MHz
5 - 100 MHz
ESD Voltage (HBM,
ML_STD 883 Method
3015.7)
Min
-0.3
-0.3
-65
-40
Max
4.0
V
DD
+
0.3
150
85
Units
V
V
°C
°C
RF1
GND
RF2
1
6
V2
RFC
V1
V
DD
V
I
T
ST
T
OP
P
IN
273
2
5
3
4
Table 2. Pin Descriptions
Pin No.
1
2
3
4
5
E
ESD Voltage (MM, JEDEC,
JESD22-A114-B)
Pin Name
RF1
GND
RF2
V1
RFC
RF Port1
1
Description
+34
+32
dBm
dBm
V
V
LE
H
PE
T
V
ESD
Ground connection. Traces should be
physically short and connected to ground
plane for best performance.
RF Port2
1
1500
100
Switch control input, CMOS logic level.
RF Common
1
6
V2
This pin supports two interface options:
Single-pin control mode.
A nominal 3-volt
supply connection is required.
Complementary-pin control mode.
A com-
plementary CMOS control signal to V1
is supplied to this pin.
Note: 1. All RF pins must be DC blocked with an external series
capacitor or held at 0 VDC
Parameter
V
DD
Power Supply
Voltage
BS
C
Min
2.7
Table 3. DC Electrical Specifications
Typ
3.0
8
I
DD
Power Supply Current
(V1 = 3V, V2= 3V)
Control Voltage High
Control Voltage Low
50
0.7x V
DD
Document No. 70-0174-05
│
www.psemi.com
R
EP
LA
O
E
0.3x V
DD
W
µA
V
V
O
IT
Max
3.3
Absolute Maximum Ratings are those values
listed in the above table. Exceeding these values
may cause permanent device damage.
Functional operation should be restricted to the
limits in the DC Electrical Specifications table.
Exposure to absolute maximum ratings for
extended periods may affect device reliability.
Latch-Up Avoidance
Unlike conventional CMOS devices, UltraCMOS
®
devices are immune to latch-up.
Units
V
Electrostatic Discharge (ESD) Precautions
When handling this UltraCMOS
®
device, observe
the same precautions that you would use with
other ESD-sensitive devices. Although this
device contains circuitry to protect it from damage
due to ESD, precautions should be taken to avoid
exceeding the rating specified in
Table 4.
©2005-2012 Peregrine Semiconductor Corp. All rights reserved.
Page 3 of 12
42
59
PE4273
Product Specification
Figure 4. Maximum Operating Input Power
1
Control Logic Input
The PE4273 is a versatile RF CMOS switch that
supports two operating control modes; single-pin
control mode and complementary-pin control
mode.
Single-pin control mode
enables the switch to
operate with a single control pin (pin 4) supporting
a +3-volt CMOS logic input, and requires a
dedicated +3-volt power supply connection
(pin 6). This mode of operation reduces the
number of control lines required and simplifies the
switch control interface typically derived from a
CMOS
μProcessor
I/O port.
Note: 1. Operating within DC limits (Table
3)
Table 5. Single-pin Control Logic Truth Table
Control Voltages
Pin 6 (V2) = V
DD
Pin 4 (V1) = High
Pin 6 (V2) = V
DD
Pin 4 (V1) = Low
Signal Path
RFC to RF1
RFC to RF2
Control Voltages
Pin 6 (V2) = Low
Pin 4 (V1) = High
Pin 6 (V2) = High
Pin 4 (V1) = Low
R
EP
LA
O
Page 4 of 12
BS
C
Signal Path
RFC to RF1
RFC to RF2
Table 6. Complementary-pin Control Logic
Truth Table
E
W
Document No. 70-0174-05
│
UltraCMOS
®
RFIC Solutions
©2005-2012 Peregrine Semiconductor Corp. All rights reserved.
O
IT
LE
H
PE
T
42
59
Complementary-pin control mode
allows the
switch to operate using complementary control
pins V1 and V2 (pins 4 and 6), that can be directly
driven by +3-volt CMOS logic or a suitable
μProcessor
I/O port. This enables the PE4273 to
operate in positive control voltage mode within the
PE4273 operating limits.
E
PE4273
Product Specification
Evaluation Kit
The SPDT Switch Evaluation Kit board was
designed to ease customer evaluation of the
PE4273 SPDT switch. The RF common port is
connected through a 75
Ω
transmission line to the
bottom F connector, J2. Port 1 and Port 2 are
connected through 75
Ω
transmission lines to two F
connectors on either side of the board, J3 and J1. A
through transmission line connects F connectors J4
and J5. This transmission line can be used to
estimate the loss of the PCB over the environmental
conditions being evaluated.
The board is constructed of a two metal layer FR4
material with a total thickness of 0.031”. The bottom
layer provides ground for the RF transmission lines.
The transmission lines were designed using a
coplanar waveguide with ground plane model using
a trace width of 0.021”, trace gaps of 0.030”,
dielectric thickness of 0.028”, copper thickness of
0.0021” and
ε
r
of 4.3.
J6 and J7 provide a means for controlling the DC
inputs to the device. The lower left header (J6) is
connected to the device V1 input. The lower right
header (J7) is connected to the device V2 input.
Series resistors (R1 and R2) are provided to reduce
the package resonance between RF and DC lines.
Footprints for decoupling capacitors (100 pF) are
provided on both V1 and V2 traces. It is the
responsibility of the customer to determine proper
supply decoupling for their design application.
Removing these components from the evaluation
board has not been shown to degrade RF
performance.
Figure 5. Evaluation Board Layouts
Peregrine Specification 101/0245
Document No. 70-0174-05
│
www.psemi.com
R
EP
LA
O
BS
C
E
W
©2005-2012 Peregrine Semiconductor Corp. All rights reserved.
Page 5 of 12
O
IT
LE
H
PE
T
42
59
E
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
