SSM40N03P
N-CHANNEL ENHANCEMENT-MODE POWER MOSFET
Low gate charge
Simple drive requirement
Fast switching
G
D
S
BV
DSS
R
DS(ON)
I
D
TO-220
30V
17mΩ
40A
Description
Power MOSFETs from Silicon Standard provide the
designer with the best combination of fast switching,
ruggedized device design, low on-resistance and cost-effectiveness.
The TO-220 package is widely preferred for commercial and
industrial applications and suited for low voltage applications such as
DC/DC converters and high efficiency switching circuits.
D
G
S
Absolute Maximum Ratings
Symbol
V
DS
V
GS
I
D
@ T
C
=25°C
I
D
@ T
C
=100°C
I
DM
P
D
@ T
C
=25°C
T
STG
T
J
Parameter
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current, V
GS
@ 10V
Continuous Drain Current, V
GS
@ 10V
Pulsed Drain Current
1
Total Power Dissipation
Linear Derating Factor
Storage Temperature Range
Operating Junction Temperature Range
Rating
30
±
20
40
30
169
50
0.4
-55 to 150
-55 to 150
Units
V
V
A
A
A
W
W/°C
°C
°C
Thermal Data
Symbol
Rthj-c
Rthj-a
Parameter
Thermal Resistance Junction-case
Thermal Resistance Junction-ambient
Max.
Max.
Value
2.5
62
Unit
°C/W
°C/W
Rev.2.01 7/01/2004
www.SiliconStandard.com
1 of 6
SSM40N03P
Electrical Characteristics @ T
j
=25
o
C (unless otherwise specified)
Symbol
BV
DSS
Parameter
Drain-Source Breakdown Voltage
Test Conditions
V
GS
=0V, I
D
=250uA
Min.
30
-
-
-
1
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Typ.
-
0.037
Max. Units
-
-
17
23
3
-
1
25
±100
-
-
-
-
-
-
-
-
-
-
V
V/°C
mΩ
mΩ
V
S
uA
uA
nA
nC
nC
nC
ns
ns
ns
ns
pF
pF
pF
∆
BV
DSS
/
∆
Tj
R
DS(ON)
Breakdown Voltage Temperature Coefficient
Reference to 25°C, I
D
=1mA
Static Drain-Source On-Resistance
V
GS
=10V, I
D
=20A
V
GS
=4.5V, I
D
=16A
14
20
-
26
-
-
-
17
3
10
7.2
60
22.5
10
800
380
133
V
GS(th)
g
fs
I
DSS
I
GSS
Q
g
Q
gs
Q
gd
t
d(on)
t
r
t
d(off)
t
f
C
iss
C
oss
C
rss
Gate Threshold Voltage
Forward Transconductance
Drain-Source Leakage Current (T
j
=25
o
C)
Drain-Source Leakage Current (T
j
=150
o
C)
V
DS
=V
GS
, I
D
=250uA
V
DS
=10V, I
D
=20A
V
DS
=30V, V
GS
=0V
V
DS
=24V,V
GS
=0V
V
GS
=
±
20V
I
D
=20A
V
DS
=24V
V
GS
=5V
V
DS
=15V
I
D
=20A
R
G
=3.3Ω
,V
GS
=10V
R
D
=0.75Ω
V
GS
=0V
V
DS
=25V
f=1.0MHz
Gate-Source Leakage
Total Gate Charge
2
Gate-Source Charge
Gate-Drain ("Miller") Charge
Turn-on Delay Time
2
Rise Time
Turn-off Delay Time
Fall Time
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Source-Drain Diode
Symbol
I
S
I
SM
V
SD
Parameter
Continuous Source Current ( Body Diode )
Test Conditions
V
D
=V
G
=0V , V
S
=1.3V
T
j
=25°C, I
S
=40A, V
GS
=0V
Min.
-
-
-
Typ.
-
-
-
Max. Units
40
169
1.3
A
A
V
Pulsed Source Current ( Body Diode )
1
Forward On Voltage
2
Notes:
1.Pulse width limited by safe operating area.
2.Pulse width <300us , duty cycle <2%.
Rev.2.01 7/01/2004
www.SiliconStandard.com
2 of 6
SSM40N03P
150
T
C
=25 C
150
o
V
G
=10V
V
G
=8.0V
I
D
, Drain Current (A)
T
C
=150
o
C
V
G
=10V
V
G
=8.0V
I
D
, Drain Current (A)
100
V
G
=6.0V
100
V
G
=6.0V
50
50
V
G
=4.0V
V
G
=4.0V
V
G
=3.0V
0
V
G
=3.0V
0
0
1
2
3
4
5
6
7
8
9
0
1
2
3
4
5
6
7
8
9
10
V
DS
, Drain-to-Source Voltage (V)
V
DS
, Drain-to-Source Voltage (V)
Fig 1. Typical Output Characteristics
Fig 2. Typical Output Characteristics
28
1.80
I
D
= 2 0A
26
I
D
=20A
1.60
T
C
=25
o
C
24
V
G
=10V
22
Normalized R
DS(ON)
1.40
R
DSON
(m
Ω
)
20
1.20
18
1.00
16
0.80
14
12
3
4
5
6
7
8
9
10
11
0.60
-50
0
50
100
150
V
GS
(V)
T
j
, Junction Temperature (
o
C)
Fig 3. On-Resistance v.s. Gate Voltage
Fig 4. Normalized On-Resistance
vs. Junction Temperature
Rev.2.01 7/01/2004
www.SiliconStandard.com
3 of 6
SSM40N03P
50
60
45
50
40
35
I
D
, Drain Current (A)
40
25
P
D
(W)
30
30
20
20
15
10
10
5
0
25
50
75
100
125
150
0
0
50
100
150
T
c
, Case Temperature (
o
C)
T
c
,Case Temperature (
o
C)
Fig 5. Maximum Drain Current vs.
Fig 6. Typical Power Dissipation
Case Temperature
1000
1
DUTY=0.5
Normalized Thermal Response (R
thjc
)
100
0.2
10us
I
D
(A)
100us
10
0.1
0.1
0.05
0.02
0.01
P
DM
SINGLE PULSE
t
T
1ms
10ms
T
c
=25
o
C
Single Pulse
100ms
10
100
Duty factor = t/T
Peak T
j
= P
DM
x R
thjc
+ T
C
1
1
0.01
0.00001
0.0001
0.001
0.01
0.1
1
V
DS
(V)
t , Pulse Width (s)
Fig 7. Maximum Safe Operating Area
Fig 8. Effective Transient Thermal Impedance
Rev.2.01 7/01/2004
www.SiliconStandard.com
4 of 6
SSM40N03P
f=1.0MHz
16
10000
Id=20A
14
V
D
=16V
V
GS
, Gate to Source Voltage (V)
12
V
D
=20V
V
D
=24V
10
C (pF)
8
1000
Ciss
6
Coss
4
2
Crss
0
0
5
10
15
20
25
30
35
40
100
1
5
9
13
17
21
25
29
Q
G
, Total Gate Charge (nC)
V
DS
(V)
Fig 9. Gate Charge Characteristics
Fig 10. Typical Capacitance Characteristics
100
3
10
T
j
= 150
o
C
2
T
j
= 25 C
1
o
V
GS(th)
(V)
1
0
0.1
0.3
0.5
0.7
0.9
1.1
1.3
1.5
-50
0
50
100
150
I
S
(A)
0.1
0.01
V
SD
(V)
T
j
, Junction Temperature ( C )
o
Fig 11. Forward Characteristic of
Reverse Diode
Fig 12. Gate Threshold Voltage vs.
Junction Temperature
Rev.2.01 7/01/2004
www.SiliconStandard.com
5 of 6
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
