电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

VP0550N3-GP014

产品描述Small Signal Field-Effect Transistor,
产品类别分立半导体    晶体管   
文件大小626KB,共5页
制造商Supertex
下载文档 详细参数 选型对比 全文预览

VP0550N3-GP014概述

Small Signal Field-Effect Transistor,

VP0550N3-GP014规格参数

参数名称属性值
厂商名称Supertex
Reach Compliance Codeunknown
配置SINGLE WITH BUILT-IN DIODE
最小漏源击穿电压500 V
最大漏极电流 (ID)0.054 A
最大漏源导通电阻125 Ω
FET 技术METAL-OXIDE SEMICONDUCTOR
最大反馈电容 (Crss)10 pF
JEDEC-95代码TO-92
JESD-30 代码O-PBCY-T3
元件数量1
端子数量3
工作模式ENHANCEMENT MODE
最高工作温度150 °C
最低工作温度-55 °C
封装主体材料PLASTIC/EPOXY
封装形状ROUND
封装形式CYLINDRICAL
极性/信道类型P-CHANNEL
表面贴装NO
端子形式THROUGH-HOLE
端子位置BOTTOM
晶体管应用SWITCHING
晶体管元件材料SILICON
Base Number Matches1

文档预览

下载PDF文档
Supertex inc.
P-Channel Enhancement-Mode
Vertical DMOS FETs
Features
Free from secondary breakdown
Low power drive requirement
Ease of paralleling
Low C
ISS
and fast switching speeds
Excellent thermal stability
Integral source-drain diode
High input impedance and high gain
VP0550
General Description
Applications
This enhancement-mode (normally-off) transistor utilizes
a vertical DMOS structure and Supertex’s well-proven,
silicon-gate manufacturing process. This combination
produces a device with the power handling capabilities
of bipolar transistors and the high input impedance and
positive temperature coefficient inherent in MOS devices.
Characteristic of all MOS structures, this device is free
from thermal runaway and thermally-induced secondary
breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a
wide range of switching and amplifying applications where
very low threshold voltage, high breakdown voltage, high
input impedance, low input capacitance, and fast switching
speeds are desired.
Motor controls
Converters
Amplifiers
Switches
Power supply circuits
Drivers (relays, hammers, solenoids, lamps, memories,
displays, bipolar transistors, etc.)
Ordering Information
Part Number
VP0550N3-G
VP0550N3-G P002
VP0550N3-G P003
VP0550N3-G P005
VP0550N3-G P013
VP0550N3-G P014
-G denotes a lead (Pb)-free / RoHS compliant package.
Contact factory for Wafer / Die availablity.
Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.
Package Option
TO-92
Packing
1000/Bag
Product Summary
BV
DSS
/BV
DGS
-500V
R
DS(ON)
(max)
I
D(ON)
(min)
125Ω
-100mA
TO-92
2000/Reel
Pin Configuration
DRAIN
SOURCE
Absolute Maximum Ratings
Parameter
Drain-to-source voltage
Drain-to-gate voltage
Gate-to-source voltage
Operating and storage temperature
Value
BV
DSS
BV
DGS
±20V
-55
O
C to +150
O
C
GATE
TO-92
Product Marking
S i VP
0 55 0
YYWW
YY = Year Sealed
WW = Week Sealed
= “Green” Packaging
TO-92
Absolute Maximum Ratings are those values beyond which damage to the device may
occur. Functional operation under these conditions is not implied. Continuous operation
of the device at the absolute rating level may affect device reliability. All voltages are
referenced to device ground.
Typical Thermal Resistance
Package
TO-92
θ
ja
132
O
C/W
Package may or may not include the following marks: Si or
Doc.# DSFP-VP0550
C082313
Supertex inc.
www.supertex.com

VP0550N3-GP014相似产品对比

VP0550N3-GP014 VP0550N3-GP002 VP0550N3-GP013 VP0550N3-GP005 VP0550N3-GP003
描述 Small Signal Field-Effect Transistor, Small Signal Field-Effect Transistor, Small Signal Field-Effect Transistor, Small Signal Field-Effect Transistor, Small Signal Field-Effect Transistor,
厂商名称 Supertex Supertex Supertex Supertex Supertex
Reach Compliance Code unknown unknown unknown unknown unknown
配置 SINGLE WITH BUILT-IN DIODE SINGLE WITH BUILT-IN DIODE SINGLE WITH BUILT-IN DIODE SINGLE WITH BUILT-IN DIODE SINGLE WITH BUILT-IN DIODE
最小漏源击穿电压 500 V 500 V 500 V 500 V 500 V
最大漏极电流 (ID) 0.054 A 0.054 A 0.054 A 0.054 A 0.054 A
最大漏源导通电阻 125 Ω 125 Ω 125 Ω 125 Ω 125 Ω
FET 技术 METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR METAL-OXIDE SEMICONDUCTOR
最大反馈电容 (Crss) 10 pF 10 pF 10 pF 10 pF 10 pF
JEDEC-95代码 TO-92 TO-92 TO-92 TO-92 TO-92
JESD-30 代码 O-PBCY-T3 O-PBCY-T3 O-PBCY-T3 O-PBCY-T3 O-PBCY-T3
元件数量 1 1 1 1 1
端子数量 3 3 3 3 3
工作模式 ENHANCEMENT MODE ENHANCEMENT MODE ENHANCEMENT MODE ENHANCEMENT MODE ENHANCEMENT MODE
最高工作温度 150 °C 150 °C 150 °C 150 °C 150 °C
最低工作温度 -55 °C -55 °C -55 °C -55 °C -55 °C
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装形状 ROUND ROUND ROUND ROUND ROUND
封装形式 CYLINDRICAL CYLINDRICAL CYLINDRICAL CYLINDRICAL CYLINDRICAL
极性/信道类型 P-CHANNEL P-CHANNEL P-CHANNEL P-CHANNEL P-CHANNEL
表面贴装 NO NO NO NO NO
端子形式 THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
端子位置 BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM
晶体管应用 SWITCHING SWITCHING SWITCHING SWITCHING SWITCHING
晶体管元件材料 SILICON SILICON SILICON SILICON SILICON
Base Number Matches 1 1 1 1 1
包装说明 - CYLINDRICAL, O-PBCY-T3 CYLINDRICAL, O-PBCY-T3 - CYLINDRICAL, O-PBCY-T3
一些简单的汇编程序
本帖最后由 paulhyde 于 2014-9-15 09:20 编辑 一些简单的汇编程序,希望可以给初学汇编的朋友带来帮助~~ ...
xianghong123 电子竞赛
BIOS问题
有一个疑问,就是操作系统启动以后,对硬件的访问还通过BIOS,还是操作系统完全接管硬件,就不通过BIOS了呢? 这一点好象DOS与WINDOWS不一样?我记得DOS应该是需要BIOS的, 请明白的大侠指点一下 ......
guoqingling988 嵌入式系统
ucf语句解释
今天看到一段别人的ucf文件,麻烦大神解释一下是什么意思,这个又是*,又是inst,又是?,求解答,谢谢! INST "*GTP_DUAL_1000X_inst?rx_elastic_buffer_inst_0?rd_addr_gray_?" TNM = "rx_el ......
gxiaob FPGA/CPLD
一月一次海啸
四岁的小格喜欢看电视里的天气预报,但他始终没有弄明白泥石流、台风、冰雹和海啸的意思,于是就向妈妈请教。为了说得通俗易懂,妈妈作了几个比喻:“泥石流就像你,哭时眼泪鼻涕交替往下流的样 ......
sang000 聊聊、笑笑、闹闹
磁性组件部分笔记
NOTE:以上2-5 项可由实测变压器最大工作电压,来判定Margin Tape 实际最小宽度。...
czf0408 LED专区
参与问卷调查赢好礼:任一方案都能让你轻松使用示波器,解决预算烦恼!
只要您有测试需求,找到泰克,任何购买顾虑泰克都有方案为您解除。 泰克提供以下三种方案:先买后退、先租后买、以租代买。要想知道详细内容,速来参与活动哟 活动时间:即日起-2017年8月 ......
EEWORLD社区 综合技术交流

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1779  866  226  2684  306  36  18  5  55  7 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved