Microcomputer Peripheral LSIs
MN1380S Series (Lead-free Version)
CMOS LSIs for Voltage Detection
Overview
The MN1380S series are elements that monitor the
power supply voltage supplied to microcomputers and
other LSI systems and issue reset signals for initializing
the system after the power is first applied or for prevent-
ing runaway operation when the supply voltage fluctu-
ates.
There is a choice of three output types: CMOS output,
N-channel open drain output, and inverted CMOS out-
put. There are also three package types: MT-2, TO-92,
and a mini type for surface mounting.
Choose the ideal element for your application from the
series' wide selection of detection ranks (17 ranks between
2.0 and 4.9 volts), output types, and package types.
Pin Assignment
Features
Applications
int
en
an
Three-pin element requiring no adjustment
Wide selection of detection ranks (17 ranks between
2.0 and 4.9 volts)
Highly precise detection voltage
Detection voltage with hysteresis characteristic
∆VD
= 50 mV for ranks C to K
∆VD
= 100 mV for ranks L to U
Low current consumption: I
DD
= 1µA (typ.) for V
DD
=5V
Low fluctuation in detection voltage with tempera-
ture (typ. 1 mV/˚C)
Wide selection of output types: CMOS output, N-
channel open drain output, and inverted CMOS
output
Wide selection of package types: MT-2, TO-92, and
a mini type for surface mounting.
Battery checkers
Power outage detectors
Level discriminators
Memory backup systems
Microcomputer reset circuits
d
pla inc
Pl
ea
ne lud
se
pla m d m es
ne ain ain foll
htt visit
d d te te ow
p:/ fo
/w llo dis isc nan nan ing
ww wi co on ce c fo
.se ng ntin tin ty e ty ur
mi UR ue ued pe pe Pro
co L a d t ty
du
n.p bo yp pe
ct
e
life
an ut
d
as lat
cy
on es
cle
ic. t in
sta
co fo
ge
.jp rm
.
/en at
/ ion
.
3
2
1
M
ain
Di
sc te
on na
tin nc
ue e/
d
1
2
23
MN1383 - R
MT-2 type package
1381S
23R
on
tin
ue
TO-92 type package
3
ce
/D
isc
2
SCR
Ma
1
3
Mini type package
1=OUT
2=V
DD
3=V
SS
SAG00005AEM
1
MN1380S Series
MN1380S Series Naming Conventions
Microcomputer Peripheral LSIs
The MN1380S series offers a wide selection of detection ranks, output types, package types, and packaging. All
combinations use the following naming conventions. When ordering, be sure to give the correct part number using
these naming conventions.
MN13811S–R (TA)
Winding direction for tape packaging
(TA) ...... Tape packaging for TO-92 and MT-2 type package
(TX) ...... Embossed tape packing for mini type package
For further details, see the package specifications.
Panasonic MN1380S series of voltage detection CMOS LSIs with low current
consumptions
(Example)
/D
isc
MN13821S–R (TX)
MN1380S series of voltage detection CMOS LSIs with low current consumption
Minimum Packaging Unit
Taping (Mini and TO-92 types) ······· 3,000
Taping (MT-2 types) ························ 2,000
2
d
pla inc
Pl
ea
ne lud
se
pla m d m es
ne ain ain foll
htt visit
d d te te ow
p:/ fo
/w llo dis isc nan nan ing
ww wi co on ce c fo
.se ng ntin tin ty e ty ur
mi UR ue ued pe pe Pro
co L a d t ty
du
n.p bo yp pe
ct
e
life
an ut
d
as lat
cy
on es
cle
ic. t in
sta
co fo
ge
.jp rm
.
/en at
/ ion
.
Detection voltage rank (C to U)
Lead free
Output type:
Blank ········ CMOS output
1 ················ N-channel open drain output
2 ················ inverted CMOS output
Package:
1 ················ TO-92 type package
2 ················ Mini type package
3 ················ MT-2 type package
Embossed tape packaging
R rank (detection voltage of 4.0 to 4.3 V)
Lead free
N-channel open drain output
Mini type package
Ma
int
en
an
ce
M
ain
Di
sc te
on na
tin nc
ue e/
d
on
tin
ue
Microcomputer Peripheral LSIs
Series Lineup
Output
CMOS output
Inverted CMOS output
Package
MT-2 type Package
MN1383
MN13831
MN13832
TO-92 type Package
MN1381S
MN13811S
MN13812S
MN1380S Series
Mini type Package
MN1382S
MN13821S
MN13822S
N-channel open drain output
Detection Ranks (on Voltage)
Rank
C
E
F
Detection Voltage for Drop in Power Supply Voltage (V
DL
)
M
ain
Di
sc te
on na
tin nc
ue e/
d
min
2.0
2.1
2.3
2.4
2.5
2.8
2.2
max
2.2
2.3
2.5
2.6
2.7
3.1
2.4
Unit
min
D
V
50
G
H
J
K
L
2.6
2.9
V
50
3.0
3.3
3.5
M
N
P
Q
R
S
T
3.2
3.4
3.6
3.8
3.7
3.9
4.1
V
100
4.0
4.3
4.2
4.6
4.5
4.9
4.4
4.7
U
Detection Voltage Hysteresis Width (∆VD)
max
Unit
d
pla inc
Pl
ea
ne lud
se
pla m d m es
ne ain ain foll
htt visit
d d te te ow
p:/ fo
/w llo dis isc nan nan ing
ww wi co on ce c fo
.se ng ntin tin ty e ty ur
mi UR ue ued pe pe Pro
co L a d t ty
du
n.p bo yp pe
ct
e
life
an ut
d
as lat
cy
on es
cle
ic. t in
sta
co fo
ge
.jp rm
.
/en at
/ ion
.
300
mV
300
mV
300
mV
3
Ma
int
en
an
ce
/D
isc
on
tin
ue
MN1380S Series
Block Diagram
Microcomputer Peripheral LSIs
2
Voltage
Reference 1
V
DD
+
Comparator
–
Level Converter
*1
Output Circuit
1
OUT
Note *1: Circuits vary slightly depending on the output type (CMOS output, N-channel open drain output, or inverted CMOS
output)
Pin Descriptions
Symbol
OUT
V
DD
V
SS
Pin No.
1
2
3
Function Description
Reset signal output pin
Power supply pin
Ground pin
4
d
pla inc
Pl
ea
ne lud
se
pla m d m es
ne ain ain foll
htt visit
d d te te ow
p:/ fo
/w llo dis isc nan nan ing
ww wi co on ce c fo
.se ng ntin tin ty e ty ur
mi UR ue ued pe pe Pro
co L a d t ty
du
n.p bo yp pe
ct
e
life
an ut
d
as lat
cy
on es
cle
ic. t in
sta
co fo
ge
.jp rm
.
/en at
/ ion
.
3
V
SS
Ma
int
en
an
ce
M
ain
Di
sc te
on na
tin nc
ue e/
d
+
–
Voltage
Reference 2
Comparator
/D
isc
on
tin
ue
Microcomputer Peripheral LSIs
Absolute Maximum Ratings
Parameter
Power supply voltage
Output voltage
Operating ambient temperature
Storage temperature
V
SS
=0V, Ta=25˚C
MN1380S Series
Symbol
V
DD
V
O
Ta
T
stg
V
SS
=0V, Ta=25˚C
Rating
7.0
– 0.3 to V
DD
+0.3
–20 to +70
–55 to +125
Unit
V
V
˚C
˚C
M
ain
Di
sc te
on na
tin nc
ue e/
d
Parameter
Power supply
voltage
Symbol
V
DD
Conditions
See Figures 1 and 4.
min
1.5
typ
Recommended Operating Conditions
max
6.0
Unit
V
Electrical Characteristics
1) DC Characteristics
V
SS
=0V, Ta=–20˚C to +70˚C
Parameter
Power supply current
Symbol
Conditions
V
DD
= 5 V
*1
I
DD
Load resistance = 10 kW
Ta=25˚C
Detection voltage for drop
in power supply voltage
width
*2
*2
V
DL
Detection voltage hysteresis
"H" level output voltage
∆VD
V
OH
See Figures 1 and 4.
CMOS output
Inverted
CMOS output I
OH
=– 0.5mA
N-channel open
drain output
"L" level output voltage
V
OL
Inverted
Ma
int
en
an
ce
/D
Notes
*1: This includes the output pin's leakage current.
*2: For particulars, see the detection voltage rank table.
isc
on
tin
CMOS output I
OH
=0.3mA
d
pla inc
Pl
ea
ne lud
se
pla m d m es
ne ain ain foll
htt visit
d d te te ow
p:/ fo
/w llo dis isc nan nan ing
ww wi co on ce c fo
.se ng ntin tin ty e ty ur
mi UR ue ued pe pe Pro
co L a d t ty
du
n.p bo yp pe
ct
e
life
an ut
d
as lat
cy
on es
cle
ic. t in
sta
co fo
ge
.jp rm
.
/en at
/ ion
.
min
typ
1
max
5
Unit
µA
V
*2
*2
*2
*2
mV
I
OH
=– 40µA
0.8V
DD
0.8
V
DD
V
DD
0.4
0.6
V
DD
=1.8V
V
–1.5
V
DD
=1.8V
V
SS
V
SS
I
OL
=0.7mA
V
DD
=6.0V
V
ue
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
