D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
a
FEATURES
Single/Dual-Supply Operation
1.6 V to 36 V
0.8 V to 18 V
True Single-Supply Operation; Input and Output
Voltage Ranges Include Ground
Low Supply Current: 80 A Max
High Output Drive: 5 mA Min
Low Offset Voltage: 0.5 mA Max
High Open-Loop Gain: 700 V/mV Min
Outstanding PSRR: 5.6 mV/V Min
Industry Standard Quad Pinouts
Available in Die Form
Low Voltage Micropower
Quad Operational Amplifier
OP490
PIN CONNECTION
14-Lead Hermetic DIP
(Y Suffix)
OUT A
–IN A
+IN A
V+
1
2
3
4
14 OUT D
13 –IN D
12 +IN D
11 V–
10 +IN C
9 –IN C
8 OUT C
+IN B 5
–IN B
6
OUT B 7
14-Lead Plastic DIP
(P Suffix)
GENERAL DESCRIPTION
OUT A
–IN A
+IN A
V+
+IN B
–IN B
1
2
3
4
5
6
14 OUT D
13 –IN D
12 +IN D
11 V–
10 +IN C
9 –IN C
8 OUT C
The OP490 is a high-performance micropower quad op amp
that operates from a single supply of 1.6 V to 36 V or from
dual supplies of
±
0.8 V to
±
18 V. Input voltage range includes
the negative rail allowing the OP490 to accommodate input
signals down to ground in single-supply operation. The
OP490’s output swing also includes ground when operating
from a single supply, enabling “zero-in, zero-out” operation.
The quad OP490 draws less than 20
mA
of quiescent supply
current per amplifier, but each amplifier is able to deliver
over 5 mA of output current to a load. Input offset voltage is
under 0.5 mV with offset drift below 5
mV/∞C
over the military
temperature range. Gain exceeds over 700,000 and CMR is
better than 100 dB. A PSRR of under 5.6
mV/V
minimizes
offset voltage changes experienced in battery-powered systems.
The quad OP490 combines high performance with the space
and cost savings of quad amplifiers. The minimal voltage and
current requirements of the OP490 make it ideal for battery-
and solar-powered applications, such as portable instruments
and remote sensors.
OUT B 7
16-Lead SOIC
(S Suffix)
OUT A
–IN A
+IN A
V+
+IN B
–IN B
OUT B
NC
1
2
3
4
5
6
7
8
16 OUT D
15 –IN D
14 +IN D
13 V–
12 +IN C
11 –IN C
10 OUT C
9 NC
NC = NO CONNECT
REV. C
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
that may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2002
OP490–SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
(@ V =
S
1.5 V to
Min
15 V, T
A
= 25 C, unless otherwise noted)
Min
OP490F
Typ
Max
0.4
0.4
4.2
500
250
100
1,000
500
200
0.75
5
20
400
200
100
Min
OP490G
Typ
Max
0.6
0.4
4.2
800
400
200
1.0
5
25
Unit
mV
nA
nA
V/mV
V/mV
V/mV
Parameter
Input Offset
Voltage
Input Offset
Current
Input Bias
Current
Large Signal
Voltage Gain
Symbol
V
OS
I
OS
I
B
A
VO
Conditions
OP490E
Typ
Max
0.2
0.5
3.0
15.0
V
CM
= 0 V
V
CM
= 0 V
V
S
=
±
15 V, V
O
=
±
10 V,
R
L
= 100 kW
R
L
= 10 kW
R
L
= 2 kW
V+ = 5 V, V– = 0 V,
1 V < V
O
< 4 V
R
L
= 100 kW
R
L
= 10 kW
V+ = 5 V, V– = 0 V
V
S
=
±
15 V
1
V
S
=
±
15 V, R
L
= 10 kW
R
L
= 2 kW
V+ = 5 V, V– = 0 V,
R
L
= 2 kW
V+ = 5 V, V– = 0 V,
R
L
= 10 kW
V+ = 5 V, V– = 0 V,
0 V < V
CM
< 4 V
V
S
=
±
15 V,
–15 V < V
CM
< +13.5 V
700
350
125
0.4
4.2
1,200
600
250
200
100
400
180
125
75
300
140
100
70
250
140
V/mV
V/mV
V
V
V
V
V
500
mV
dB
dB
Input Voltage
Range
Output Voltage
Swing
IVR
V
O
V
OH
V
OL
0/4
–15/+13.5
±
13.5
±
10.5
4.0
±
14.2
±
11.5
4.2
100
90
100
110
130
500
0/4
–15/+13.5
±
13.5
±
10.5
4.0
±
14.2
±
11.5
4.2
100
80
90
100
120
500
0/4
–15/+13.5
±
13.5
±
10.5
4.0
±
14.2
±
11.5
4.2
100
800
90
100
120
Common-Mode
Rejection Ratio
CMRR
Power Supply
Rejection Ratio
Slew Rate
Supply Current
(All Amplifiers)
Capacitive Load
Stability
Input Noise
Voltage
Input Resistance
Differential Mode
Input Resistance
Common-Mode
Gain Bandwidth
Product
Channel Separation
PSRR
SR
I
SY
V
S
=
±
15 V
V
S
=
±
1.5 V, No Load
V
S
=
±
15 V, No Load
A
V
= 1
e
n
p-p
f
O
= 0.1 Hz to 10 Hz,
V
S
=
±
15 V
V
S
=
±
15 V
V
S
=
±
15 V
A
V
= 1
f
O
= 10 Hz, V
O
= 20 V p-p
V
S
=
±
15 V
2
120
5
1.0
12
40
60
650
5.6
5
60
80
3.2
12
40
60
650
10
5
60
80
3.2
12
40
60
650
10
mV/V
V/ms
mA
mA
pF
60
80
3
30
20
20
150
120
3
30
20
20
150
120
3
30
20
20
150
mV
p-p
MW
GW
kHz
dB
R
IN
R
INCM
GBWP
CS
NOTES
1
Guaranteed by CMRR test.
2
Guaranteed but not 100% tested.
Specifications subject to change without notice
–2–
REV. C
OP490
ELECTRICAL CHARACTERISTICS
Parameter
Input Offset
Voltage
Average Input
Offset Voltage Drift
Input Offset
Current
Input Bias
Current
Large Signal
Voltage Gain
Symbol
V
OS
TCV
OS
I
OS
I
B
A
VO
V
S
=
±
15 V
V
CM
= 0 V
V
CM
= 0 V
V
S
=
±
15 V, V
O
=
±
10 V,
R
L
= 100 kW
R
L
= 10 kW
R
L
= 2 kW
V+ = 5 V, V– = 0 V,
1 V < V
O
< 4 V
R
L
= 100 kW
R
L
= 10 kW
V+ = 5 V, V– = 0 V
V
S
=
±
15 V
*
V
S
=
±
15 V, R
L
= 10 kW
R
L
= 2 kW
V+ = 5 V, V– = 0 V,
R
L
= 2 kW
V+ = 5 V, V– = 0 V,
R
L
= 10 kW
V+ = 5 V, V– = 0 V,
0 V < V
CM
< 3.5 V
V
S
=
±
15 V,
–15 V < V
CM
< +13.5 V
500
250
100
Conditions
(@ V
S
= 1.5 V to 15 V, –25 C
£
T
A
£
+85 C for OP490E/F, –40 C
£
T
A
£
+125 C for
OP490G, unless otherwise noted)
Min
OP490E
Typ
Max
0.32
2
0.8
4.4
800
400
200
0.8
5
3
15
350
175
75
Min
OP490F
Typ
Max
0.6
4
1.0
4.4
700
250
150
5
20
300
150
75
1.35
Min
OP490G
Typ
Max
0.8
4
1.3
4.4
600
250
125
7
25
1.5
Unit
mV
mV/∞C
nA
nA
V/mV
V/mV
V/mV
150
75
280
140
100
50
220
110
80
40
160
90
V/mV
V/mV
V
V
V
V
V
500
mV
dB
dB
Input Voltage
Range
Output Voltage
Swing
IVR
V
O
V
OH
V
OL
0.3/5
–15/+13.5
±
13
±
10
3.9
±
14
±
11
4.1
100
90
100
110
120
500
0.3/5
–15/+13.5
±
13
±
10
3.9
±
14
±
11
4.1
100
80
90
100
110
500
0.3/5
–15/+13.5
±
13
±
10
3.9
±
14
±
11
4.1
100
800
90
100
110
Common-Mode
Rejection Ratio
CMRR
Power Supply
Rejection Ratio
Supply Current
(All Amplifiers)
PSRR
I
SY
V
S
=
±
1.5 V, No Load
V
S
=
±
15 V, No Load
1.0
65
80
5.6
100
120
3.2
65
80
10
100
120
5.6
60
75
17.8
100
120
mV/V
mA
mA
NOTE
*Guaranteed
by CMRR test.
Specifications subject to change without notice
REV. C
–3–
OP490
WAFER TEST LIMITS
(@ V =
S
1.5 V to
Symbol
V
OS
I
OS
I
B
A
VO
15 V, T
A
= 25 C, unless otherwise noted)
Conditions
V
CM
= 0 V
V
CM
= 0 V
V
S
=
±
15 V, V
O
=
±
10 V,
R
L
= 100 kW
R
L
= 10 kW
V+ = 5 V, V– = 0 V
1 V < V
O
< 4 V, R
L
= 100 kW
V+ = 5 V, V– = 0 V
V
S
=
±
15 V*
V
S
=
±
15 V
R
L
= 10 kW
R
L
= 2 kW
V+ = 5 V, V– = 0 V, R
L
= 2 kW
V+ = 5 V, V– = 0 V, R
L
= 10 kW
V+ = 5 V, V– = 0 V, 0 V < V
CM
< 4 V
V
S
=
±
15 V, –15 V < V
CM
< +13.5 V
V
S
=
±
15 V, No Load
Limits
0.75
5
20
500
250
125
0/4
–15/+13.5
±
13.5
±
10.5
4.0
500
80
90
10
80
Unit
mV max
nA max
nA max
V/mV min
V/mV min
V/mV min
V min
V min
V min
V min
V min
mV
max
dB min
dB min
mV/V
max
mA
max
Parameter
Input Offset Voltage
Input Offset Current
Input Bias Current
Large Signal Voltage Gain
Input Voltage Range
Output Voltage Swing
IVR
V
O
V
OH
V
OL
Common-Mode Rejection Ratio
Power Supply Rejection Ratio
Supply Current (All Amplifiers)
CMRR
PSRR
I
SY
NOTE
*Guaranteed
by CMRR test.
Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed
for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.
V+
+IN
–IN
OUTPUT
V–
Figure 1. Simplified Schematic
–4–
REV. C
电机控制
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
