电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

83C196EA

产品描述CHMOS 16-BIT MICROCONTROLLER
文件大小203KB,共40页
制造商Intel(英特尔)
官网地址http://www.intel.com/
下载文档 全文预览

83C196EA概述

CHMOS 16-BIT MICROCONTROLLER

文档预览

下载PDF文档
ADVANCE INFORMATION
83C196EA
CHMOS 16-BIT MICROCONTROLLER
Automotive
s
40 MHz operation
s
Optional clock doubler
s
2 Mbytes of linear address space
s
1 Kbyte of register RAM
s
3 Kbytes of code RAM
s
8 Kbytes of ROM
s
Register-to-register architecture
s
Stack overflow/underflow monitor with
user-defined upper and lower stack
pointer boundary limits
s
2 peripheral interrupt handlers (PIH)
provide direct hardware handling of up
to 16 peripheral interrupts
s
Peripheral transaction server (PTS) with
high-speed, microcoded interrupt
service routines
s
Up to 83 I/O port pins
s
2 full-duplex serial ports with dedicated
baud-rate generators
s
Enhanced synchronous serial unit
s
8 pulse-width modulator (PWM) outputs
with 8-bit resolution
s
16-bit watchdog timer
s
Sixteen 10-bit A/D channels with auto-
scan mode and dedicated results
registers
s
Serial debug unit provides read and
write access to code RAM with no CPU
overhead
s
Chip-select unit (CSU)
s
3 chip-select pins
s
Dynamic demultiplexed/multiplexed
address/data bus for each
chip-select
s
Programmable wait states
(0, 1, 2, or 3) for each chip-select
s
Programmable bus width
(8- or 16-bit) for each chip-select
s
Programmable address range for each
chip-select
s
Event processor array (EPA)
s
4 flexible 16-bit timer/counters
s
17 high-speed capture/compare
channels
s
8 output-only channels capture value of
any other timer upon compare, providing
easy conversion between angle and time
domains
s
Programmable clock output signal
s
160-pin QFP package
s
Complete system development support
s
High-speed CHMOS technology
The 83C196EA is the first member of a new family of microcontrollers with features that are useful in
automotive applications, such as powertrain control. Two Mbytes of linear address space provide more space
for high-level language compilation. A demultiplexed address/data bus and three chip-select signals make it
easier to design low-cost memory solutions. The external bus can dynamically switch between multiplexed
and demultiplexed operation.
NOTE
This datasheet contains information on products being sampled or in the initial production
phase of development. The specifications are subject to change without notice. Verify
with your local Intel sales office that you have the latest datasheet before finalizing a
design.
COPYRIGHT © INTEL CORPORATION, 1997
March 1997
Order Number:
272788-002

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1229  2052  1587  680  329  47  38  54  42  52 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved