8143
12-Bit Serial Daisy Chain D/A
Converter
Memory
Logic Diagram
F
EATURES
:
• Microprocessor interfacing in serially controlled systems
• Buffered digital output pin for daisy-chaining multiple DACs
• Minimizes address-decoding in multiple DAC systems -
three wire interface for any number of DACs
- One data line
- One CLK line
- One load line
• Fast interface timing reduces timing design considerations
while minimizing microprocessor wait states.
• Improved resistance to ESD
• R
AD
-P
AK
® radiation-hardened against natural space
radiation
• Total dose hardness:
- > 50 Krad (Si), depending upon space mission
• Package:
- 16 pin R
AD
-P
AK
® flat pack
• Operating temperature: -40 to 85°C
D
ESCRIPTION
:
Maxwell Technologies’ 8143 is a 12-bit serial-input daisy-chain
CMOS digital-to-analog converter (DAC) that features serial
data input and buffered serial data output and a greater than
50 krad (Si) total dose tolerance, dependent upon space mis-
sion. It was designed for multiple serial DAC systems, where
serially daisy-chaining one DAC after another is greatly simpli-
fied. The 8143 also minimizes address decoding lines
enabling simpler logic interfacing. It allows three-wire interface
for any number of DACs: one data line, one CLK line and one
load line. Serial data in the input register (MSB first) is
sequentially clocked out to the SRO pin as the new data word
(MSB first) is simultaneously clocked in from the SRI pin. The
strobe inputs are used to clock in/out data on the rising or fall-
ing (user selected) strobe edges (STB
1
, STB
2
, STB
3
, STB
4
).
When the shift register’s data has been updated, the new data
word is transferred to the DAC register with use of LO1 and
LD2 inputs.
Maxwell Technologies' patented R
AD
-P
AK
® packaging technol-
ogy incorporates radiation shielding in the microcircuit pack-
age. It eliminates the need for box shielding while providing
the required radiation shielding for a lifetime in orbit or space
mission. In a GEO orbit, R
AD
-P
AK
provides greater than 50
krad (Si) radiation dose tolerance. This product is available
with screening up to Class S.
07.23.03 REV 3
All data sheets are subject to change without notice
1
(858) 503-3300- Fax: (858) 503-3301- www.maxwell.com
©2003 Maxwell Technologies
All rights reserved.
12-Bit Serial Daisy-Chain D/A Converter
T
ABLE
1. 8143 P
INOUT
D
ESCRIPTION
P
IN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
S
YMBOL
I
OUT1
I
OUT2
AGND
STB
1
LD
1
SRO
SRI
STB2
LD
2
STB
3
STB
4
DGND
CLR
V
DD
V
REF
R
FB
Analog Out 1
Analog Out 2
Analog Ground
Strobe 1
DAC Register Load 1
Serial Data Out
Serial Data In
Strobe 2
DAC Register Load 2
Strobe 3
Strobe 4
Digital Groundr
DAC Register Clear
Positive Supply
Voltage Reference
Feedback
D
ESCRIPTION
8143
Memory
T
ABLE
2. 8143 A
BSOLUTE
M
AXIMUM
R
ATINGS
P
ARAMETER
V
DD
to DGND
V
REF
to DGND
V
RFB
to DGND
AGND to DGND
DGND to AGND
Digital Input Voltage Range
Output Voltage (Pin 1, Pin 2)
Operating Temperature Range
Thermal Impedance
Package Weight
Storage Temperature
Lead Temperature (Soldering, 60 sec)
T
STG
T
L
T
A
S
YMBOL
M
IN
--
-25
-25
--
--
-0.3
-0.3
-40
--
-
-65
--
M
AX
17
25
25
V
DD
+ 0.3
V
DD
+ 0.3
V
DD
V
DD
85
14.13
3
150
300
U
NIT
V
V
V
V
V
V
V
°
C
°
C/W
Θ
JC
Grams
°
C
°
C
07.23.03 REV 3
All data sheets are subject to change without notice
2
©2003 Maxwell Technologies.
All rights reserved.
12-Bit Serial Daisy-Chain D/A Converter
T
ABLE
3. 8143 E
LECTRICAL
C
HARACTERISTICS
( V
DD
= 5V, V
REF
= 10V; V
OUT1
= V
OUT2
= V
AGND
= V
DGND
= 0V;
T
A
= F
ULL
T
EMPERATURE
R
ANGE SPECIFIED UNDER
A
BSOLUTE
M
AXIMUM
R
ATINGS
,
UNLESS OTHERWISE
S
PECIFIED
)
P
ARAMETER
STATIC ACCURACY
Resolution
Nonlinearity
Differential Nonlinearity
1
Gain Error
2
Gain Tempco (DGain/DTemp)
3
Power Supply Rejection Ratio
(DGain/DVDD)
Output Leakage Current
4
Zero Scale Error
5,6
Input Resistance
7
AC PERFORMANCE
Output Current Settling Time
3,8
AC Feed through Error
(V
REF
to I
OUT1
)
3,9
Digital-to-Analog Glitch Energy
3,10
Total Harmonic Distortion
3
Output Noise Voltage Density
3,11
DIGITAL INPUTS/OUTPUTS
Digital Input HIGH
Digital Input LOW
Input Leakage Current
12
Input Capacitance
Digital Output High
Digital Output Low
ANALOG OUTPUTS
Output Capacitance
3
Output Capacitance
3
C
OUT1
Digital Inputs = All 1s
C
OUT2
Digital Inputs = All 0s
C
OUT1
Digital Inputs = All 0s
C
OUT2
Digital Inputs = All 1s
07.23.03 REV 3
8143
S
YMBOL
C
ONDITIONS
S
UBGROUPS
M
IN
T
YP
M
AX
U
NIT
N
INL
DNL
G
FSE
TC
GFS
PSRR DV
DD
= ±5%
I
LKG
I
ZSE
R
IN
t
S
FT
Q
V
REF
= 20V p-p @ f = 10 KHz,
T
A
= 25
°
C
V
REF
= 0V, I
OUT
load = 100
Ω
,
C
EXT
= 13 pF
T
A
= 25
°
C
T
A
= Full Temperature Range
T
A
= 25
°
C
T
A
= Full Temperature Range
V
REF
Pin
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1
2, 3
1
2, 3
1, 2, 3
1, 2, 3
1
1, 2, 3
1, 2, 3
1, 2, 3
12
--
--
--
--
--
--
--
--
--
7
--
--
--
--
--
--
--
--
--
--
--
--
±1
±1
±2
±5
Bits
LSB
LSB
LSB
ppm/
°
C
%/%
nA
LSB
k
Ω
µs
mV p-p
nVs
dB
nV/
√
Hz
±0.0006 ±0.002
--
--
±0.002
±0.01
11
0.380
--
--
--
--
--
±5
±25
±0.03
±0.15
15
1
2.0
20
--
-92
13
Memory
THD V
REF
= 6V rms @ 1 KHz
DAC register loaded with all 1s
e
n
10 Hz to 100 KHz between R
FB
and I
OUT
V
IH
V
IL
I
IN
C
IN
V
OH
V
OL
V
IN
= 0V to 5V
V
IN
= 0V
I
OH
= -200 µ A
I
OL
= 1.6 mA
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
2.4
--
--
--
4
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
0.8
±1
8
--
0.4
90
90
60
60
V
V
µA
pF
V
V
pF
pF
All data sheets are subject to change without notice
3
©2003 Maxwell Technologies.
All rights reserved.
12-Bit Serial Daisy-Chain D/A Converter
T
ABLE
3. 8143 E
LECTRICAL
C
HARACTERISTICS
( V
DD
= 5V, V
REF
= 10V; V
OUT1
= V
OUT2
= V
AGND
= V
DGND
= 0V;
T
A
= F
ULL
T
EMPERATURE
R
ANGE SPECIFIED UNDER
A
BSOLUTE
M
AXIMUM
R
ATINGS
,
UNLESS OTHERWISE
S
PECIFIED
)
P
ARAMETER
TIMING CHARACTERISTICS
3
Serial Input to Strobe Setup Times
(t
STB
= 80 ns)
S
YMBOL
C
ONDITIONS
S
UBGROUPS
M
IN
T
YP
M
AX
8143
U
NIT
ns
t
DS1
t
DS2
t
DS3
t
DS4
t
DH1
t
DH2
STB
1
used as the strobe
STB
2
used as the strobe
STB
3
used as the strobe
T
A
= 25
°
C
T
A
= full temperature range
STB
4
used as the strobe
STB
1
used as the strobe
T
A
= 25
°
C
T
A
= full temperature range
STB
2
used as the strobe
T
A
= 25
°
C
T
A
= full temperature range
STB
3
used as the strobe
STB
4
used as the strobe
T
A
= 25
°
C
T
A
= full temperature range
9, 10, 11
9, 10, 11
9
10, 11
9, 10, 11
9
10, 11
9
10, 11
9, 10, 11
9, 10, 11
9
10, 11
9, 10, 11
9, 10, 11
9, 10, 11
9, 10, 11
9, 10, 11
T
A
= 25
°
C
T
A
= temperature range
9
10, 11
9, 10, 11
9, 10, 11
1, 2, 3
All digital inputs = 0V or V
DD
All digital inputs = V
IH
or V
IL
Digital inputs = 0V or V
DD
,
Digital inputs = V
IH
or V
IL
,
1, 2, 3
1, 2, 3
50
20
10
20
20
40
50
50
60
80
80
--
--
100
80
80
80
80
140
180
0
80
4.75
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
5
--
--
--
--
--
--
--
--
--
--
--
--
--
ns
t
DH3
t
DH4
t
PD
t
SRI
t
STB1
t
STB2
t
STB3
t
STB4
t
LD1
,
t
LD2
t
ASB
t
CLR
V
DD
I
DD
P
D
--
--
220
300
--
--
--
--
--
--
--
--
--
5.25
0.1
2
0.5
10
ns
ns
ns
ns
ns
ns
ns
ns
ns
V
mA
mW
Memory
Serial Input to Strobe Hold Times
(t
STB
= 80 ns)
STB to SRO Propagation Delay
13
SRI Data Pulsewidth
STB
1
Pulsewidth (STB
1
= 80 ns)
14
STB
2
Pulsewidth (STB
2
= 100 ns)
STB
3
Pulsewidth (STB
3
= 80 ns)
STB
4
Pulsewidth (STB
4
= 80 ns)
Load Pulsewidth
LSB Strobe into Input Register to
Load DAC Register Time
CLR Pulsewidth
Supply Voltage
Supply Current
Power Dissipation
1.
2.
3.
4.
5.
POWER SUPPLY CHARACTERISTICS
All grades are monotonic to 12 bits over temperature.
Using internal feedback resistor.
Guaranteed by design and not tested.
Applies to I
OUT
; all digital inputs = V
IL
, V
REF
= 10V; specification also applied for I
OUT2
when all digital inputs = V
IH
.
V
REF
= 10V, all digital inputs = 0V.
07.23.03 REV 3
All data sheets are subject to change without notice
4
©2003 Maxwell Technologies.
All rights reserved.
12-Bit Serial Daisy-Chain D/A Converter
8143
6. Calculated from worst case R
REF
: I
ZSE
(in LSBs) = (R
REF
x I
LKG
x 4096)/V
REF
.
7. Absolute temperature coefficient is less than 300 ppm/
°
C.
8. I
OUT
, Load = 100
Ω
. C
EXT
= 13 pF, digital input = 0V to V
DD
or V
DD
to 0V. Extrapolated to 1/2 LSB: t
s
= propagation delay (t
PD
) +
9t, where t equals measured time constant of the final RC decay.
9. All digital inputs = 0V.
10.V
REF
= 0V, all digital inputs = 0V to V
DD
or V
DD
to 0V.
11. Calculations from e
n
= sqrt(4K* T*R*B) where:
K = Boltzmann constant ((J/K) = 1.38E-23 Juoles/Kelvin), R = resistance
Ω (
10K for the 8143)
T = resistor temperature (Kelvin 26C ~ 300K), R = bandwidth, Hz
12.Digital input are CMOS gates; I
IN
typically 1 nA at +25
°
C.
13.Measured from active strobe edge (STB) to new data output at SRO; C
L
= 50 pF.
14.Minimum low time pulsewidth for STB
1
, STB
2
, and STB
4
, and minimum high time pulsewidth for STB
3
.
F
IGURE
1. M
ULTIPLE WITH
T
HREE
-W
IRE
I
NTERFACE
Memory
07.23.03 REV 3
All data sheets are subject to change without notice
5
©2003 Maxwell Technologies.
All rights reserved.
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
