电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SMFLDL-TTL-7J

产品描述Active Delay Line
产品类别逻辑    逻辑   
文件大小35KB,共1页
制造商Engineered Components Co
下载文档 详细参数 全文预览

SMFLDL-TTL-7J概述

Active Delay Line

SMFLDL-TTL-7J规格参数

参数名称属性值
厂商名称Engineered Components Co
包装说明,
Reach Compliance Codeunknown
逻辑集成电路类型ACTIVE DELAY LINE
Base Number Matches1

文档预览

下载PDF文档
Surface Mount FAST TTL Logic Delay Line
The Surface Mount FAST TTL Logic Delay Lines manufactured by Engineered Components Company are designed to
provide an output waveform that reproduces the input waveform after a set amount of delay time has elapsed. These
delay lines are non-inverting. The delay times are calibrated to the listed tolerances on the rising edge delays.
The MTBF on these modules, when calculated per MIL-HDBK-217, for a 50 deg.C ground fixed environment and with
50VDC applied, is in excess of 6 million hours. The temperature coefficient of delay is less than 1200 ppm/deg.C
over the operating temperature range of 0 to +70 deg. C.
The module is provided in a SO-14 package, fully encapsulated in epoxy resin and is housed in a Diallyl Phthalate
case, blue in color. The case marking is applied by silkscreen using white epoxy paint. The 4 copper leads are tin-lead
plated and meet the solderability requirements of MIL-STD-202, Method 208.
Product Selection Table
(Add Suffixes for Lead designation, F, G, or J)
Product Selection Table (Cont.)
(Add Suffixes for Lead designation, F, G, or J)
MECHANICAL DIAGRAM
.244 TYP.
.200
Operating Specifications:
All measurements made at 25 deg. C
All measurements made with Vcc = +5VDC
All measurements made with (1) FAST TTL output load
Operating Temperature: 0 to +70 deg. C
Storage Temperature: -55 to +125 deg. C
Vcc Supply Voltage: 4.75 to 5.25VDC
Vcc Supply Current:
Constant “0” in = 40mA typical
Constant “1” in = 7mA typical
Logic “High” Input:
Voltage: 2.0VDC min. ; Vcc max.
Current: 2.7VDC = 20uA max. ; 5.5VDC = 1mA max.
Logic “Low” Input:
Voltage: 0.8 VDC max.
Current: -0.6mA max.
Logic “High” Voltage Out: 2.7VDC min.
Logic “Low” Voltage Out: 0.5VDC max.
BLOCK DIAGRAM
V
IN
14
1
Input
Buffer
Special modules can often be manufactured to provide for customer specific applications.
engineered components company
A Division of Cornucopia Tool & Plastics, Inc. PO Box 1915, 448 Sherwood Rd., Paso Robles CA 93447
YYWW
.015
MADE IN USA
Part
Output Delay and
Number
Tolerance (in ns)
SMFLDL-TTL-5
5.0+/-1.0
SMFLDL-TTL-6
6.0+/-1.0
SMFLDL-TTL-7
7.0+/-1.0
SMFLDL-TTL-8
8.0+/-1.0
SMFLDL-TTL-9
9.0+/-1.0
SMFLDL-TTL-10 10.0+/-1.0
SMFLDL-TTL-11 11.0+/-1.0
SMFLDL-TTL-12 12.0+/-1.0
SMFLDL-TTL-13 13.0+/-1.0
SMFLDL-TTL-14 14.0+/-1.0
SMFLDL-TTL-15 15.0+/-1.0
SMFLDL-TTL-16 16.0+/-1.0
SMFLDL-TTL-17 17.0+/-1.0
SMFLDL-TTL-18 18.0+/-1.0
SMFLDL-TTL-19 19.0+/-1.0
SMFLDL-TTL-20 20.0+/-1.0
SMFLDL-TTL-21 21.0+/-1.0
SMFLDL-TTL-22 22.0+/-1.0
SMFLDL-TTL-23 23.0+/-1.0
SMFLDL-TTL-24 24.0+/-1.0
SMFLDL-TTL-25 25.0+/-1.0
SMFLDL-TTL-30 30.0+/-1.5
SMFLDL-TTL-35 35.0+/-1.5
SMFLDL-TTL-40 40.0+/-1.5
SMFLDL-TTL-45 45.0+/-2.0
SMFLDL-TTL-50 50.0+/-2.0
SMFLDL-TTL-55 55.0+/-2.0
SMFLDL-TTL-60 60.0+/-2.0
SMFLDL-TTL-65 65.0+/-2.5
SMFLDL-TTL-70 70.0+/-2.5
SMFLDL-TTL-75 75.0+/-2.5
SMFLDL-TTL-80 80.0+/-2.5
SMFLDL-TTL-85 85.0+/-3.0
SMFLDL-TTL-90 90.0+/-3.0
SMFLDL-TTL-95 95.0+/-3.0
SMFLDL-TTL-100 100.0+/-3.0
SMFLDL-TTL-110 110.0+/-3.5
SMFLDL-TTL-120 120.0+/-4.0
Part
Number
SMFLDL-TTL-130
SMFLDL-TTL-140
SMFLDL-TTL-150
SMFLDL-TTL-160
SMFLDL-TTL-170
SMFLDL-TTL-180
SMFLDL-TTL-190
SMFLDL-TTL-200
SMFLDL-TTL-210
SMFLDL-TTL-220
SMFLDL-TTL-230
SMFLDL-TTL-240
SMFLDL-TTL-250
SMFLDL-TTL-260
SMFLDL-TTL-270
SMFLDL-TTL-280
SMFLDL-TTL-290
SMFLDL-TTL-300
SMFLDL-TTL-310
SMFLDL-TTL-320
SMFLDL-TTL-330
SMFLDL-TTL-340
SMFLDL-TTL-350
SMFLDL-TTL-360
SMFLDL-TTL-370
SMFLDL-TTL-380
SMFLDL-TTL-390
SMFLDL-TTL-400
SMFLDL-TTL-410
SMFLDL-TTL-420
SMFLDL-TTL-430
SMFLDL-TTL-440
SMFLDL-TTL-450
SMFLDL-TTL-460
SMFLDL-TTL-470
SMFLDL-TTL-480
SMFLDL-TTL-490
SMFLDL-TTL-500
Output Delay and
Tolerance (in ns)
130.0+/-4.0
140.0+/-4.5
150.0+/-4.5
160.0+/-4.5
170.0+/-5.0
180.0+/-5.5
190.0+/-6.0
200.0+/-6.0
210.0+/-6.5
220.0+/-7.0
230.0+/-7.5
240.0+/-8.0
250.0+/-8.0
260.0+/-8.5
270.0+/-9.0
280.0+/-9.5
290.0+/-10.0
300.0+/-10.0
310.0+/-10.0
320.0+/-11.0
330.0+/-11.0
340.0+/-11.0
350.0+/-11.0
360.0+/-11.0
370.0+/-12.0
380.0+/-12.0
390.0+/-12.0
400.0+/-12.0
410.0+/-13.0
420.0+/-13.0
430.0+/-13.0
440.0+/-14.0
450.0+/-14.0
460.0+/-14.0
470.0+/-15.0
480.0+/-15.0
490.0+/-15.0
500.0+/-15.0
.150
TYP.
.300
.020
TYP.
.235
DATE CODE
SMFLDL-
TTL-25
.500
Top view
Delay
Line
Output
Buffer
7
8
OUT
C
Phone: 805-369-0034
Fax:
805-369-0033
Web: www.ec2.com
快十一和中秋长假了,大家怎么计划的?
快十一和中秋长假了,大家怎么计划的? ...
蓝雨夜 聊聊、笑笑、闹闹
有没哪位用过S2060A芯片啊,有点问题请教,谢谢
本帖最后由 jameswangsynnex 于 2015-3-3 20:00 编辑 来自eeworld合作群:49900581 群主:wangkj ...
遥远的新城 消费电子
关于QFP封装的问题
求助各位大大,小弟正用Altium summer 09画元件集成库,但元器件向导和ipc向导里都没有QFP封装,只有BQFP和PQFP, 这两个可以替代QFP吗?如果不能可不可以直接像画原理图那样话pcb的封装呢?元件 ......
鱼生鱼世 PCB设计
求助晶振
小弟最近的设计中需要25MHz的晶振,型号为ESC-250-CD-0467,没有找到该器件的资料,不知道能否有性能好的同频晶振可以替换,谢谢。...
ye9165 PCB设计
加载NK.bin的问题
项目中之前都是用NK.NB0来更新或者启动的,现在要改用NK.BIN来更新或启动,我原来的想法是先把NK.BIN烧写到Flash,类似于NB0的烧写,然后系统重新上电的时候,加载NK.bin。最近看了些关于NK.BIN ......
cjp0604 嵌入式系统
BBB 设计方案之算法的改进
本帖最后由 lonerzf 于 2014-7-10 20:13 编辑 上次说到,我的设计方案中核心算法来源于A powerful random technique to estimate the background in video sequences 这篇文章,只是进行了一 ......
lonerzf DSP 与 ARM 处理器

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 985  137  192  2878  493  44  4  24  14  8 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved