Standard Products
ACT4436 Dual Transceiver
for MIL-STD-1553A/B, MIL-STD-1760 & SAE-AS15531
www.aeroflex.com/Avionics
December 21, 2004
FEATURES
❑
❑
❑
❑
❑
❑
❑
❑
❑
Small size, light weight and low power dissipation dual transceiver
+5V / ±15V DC power supply operation
Outstanding MIL-STD-1553 / SAE-AS15531 performance
Monolithic construction
Input and output TTL compatible design
Designed for commercial, industrial and aerospace applications
MIL-PRF-38534 compliant devices available
Aeroflex-Plainview is a Class H & K MIL-PRF-38534 manufacturer
DSCC Standard Microcircuit Drawing (SMD): 5962–89447
GENERAL DESCRIPTION
The Aeroflex-Plainview ACT4436 is the next generation monolithic transceiver design which provides full
compliance with MIL-STD-1553A/B, MIL-STD-1760 and meets SAE-AS15531 requirements in the smallest
package with lower pin count then the ACT4487D, for those designs with less board space. The series performs the
front-end analog function of inputting and outputting data through a transformer to the MIL-STD-1553 data bus.
Design of these transceivers reflects particular attention to active filter performance. This results in low bit and word
error rate with superior waveform purity and minimal zero crossover distortion. Efficient transmitter electrical and
thermal design provides low internal power dissipation and heat rise at high as well as low duty cycles.
Each channel of the dual transceiver is completely separate from the other and fully independent. This includes
power leads as well as signal lines. Hence, each channel may be connected to a different data bus with no interaction.
TRANSMITTER
The transmitter section accepts bi-phase TTL data at the input and when coupled to the data bus with a 1.4:1 ratio
transformer the data bus signal is typically 7.5 Volts P-P at Point A (See Figure 5). When both DATA and DATA
inputs are held low or high, the transmitter output becomes a high impedance and is “removed” from the line. In
addition, an overriding “INHIBIT input provides for the removal of the transmitter output from the line. A logic “1”
applied to the “INHIBIT” takes priority over the condition of the data inputs and disables the transmitter (See
Figure 1 Transmitter Logic Waveform). The Transmitter may be safely operated for an indefinite period with the bus
(Point A) short circuited at 100% duty cycle.
RECEIVER
The Receiver section accepts bi-phase differential data at the input and produces two TTL signals at the output. The
outputs are DATA and DATA, and represent positive and negative excursions of the input beyond a pre-determined
threshold (See Figure 2 Receiver Logic Waveform).
The pre-set internal thresholds will detect data bus signals exceeding 1.20 Volts P-P and reject signals less than 0.6
Volts P-P when used with a transformer (See Figure 5 for transformer data and typical connections).
A low level at the Strobe input inhibits the DATA and DATA outputs. If unused, a 2K pull-up to +5 Volts is
recommended.
SCD4436D Rev D
TX DATA IN
TX DATA IN
TX INHIBIT
+5 V (V
L
)
+15 V (+Vcc)
-15 V (-V
EE
)
GND
CASE
RX DATA IN
RX DATA IN
TX DATA OUT
DRIVER
ACTIVE
FILTER
OUTPUT
STAGE
TX DATA OUT
REFERENCE
COMP
.
RX DATA OUT
INPUT
AMPLIFIER
ACTIVE
FILTER
COMP
.
RX DATA OUT
RX STROBE
BLOCK DIAGRAM (WITHOUT TRANSFORMER)
DATA IN
DATA IN
INHIBIT
LINE TO LINE
OUTPUT
Note:
DATA and DATA inputs must be complementary waveforms or 50% duty cycle average, with no delays between them,
and must be in the same state during off times (both high or low).
FIGURE 1 – TRANSMITTER LOGIC WAVEFORMS IDEALIZED
LINE TO LINE
INPUT
STROBE
DATA OUT
DATA OUT
Note overlap
Note:
Outputs shown are for ACT4436D and are Inverted for the ACT4436DI.
FIGURE 2 – RECEIVER LOGIC WAVEFORMS IDEALIZED
SCD4436D Rev D
2
ABSOLUTE MAXIMUM RATINGS
Operating case temperature
Storage case temperature
Power supply voltage
V
CC
V
EE
V
L
Logic input voltage
Receiver differential input
Receiver input voltage (common mode)
Driver peak output current
Total package power dissipation over the full operating
case temperature range
Maximum junction to case temperature
Thermal resistance – Junction to case
-55°C to +125°C
-65°C to +150°C
-0.3 V
DC
to +18 V
DC
+0.3 V
DC
to -18 V
DC
-0.3 V
DC
to +7.0 V
DC
-0.3V
DC
to +5.5V
DC
±40 Vp-p
±10V
200 mA
2.5 Watts
(Note: Normal operation conditions require one transmitter
on and the other off at any given time)
10°C
4°C/W
ELECTRICAL CHARACTERISTICS – DRIVER SECTION
INPUT CHARACTERISTICS, TX DATA IN OR TX DATA IN
(Notes 2 & 3 Apply)
Parameter
"0" Input Current
"1" Input Current
"0" Input Voltage
"1" Input Voltage
Condition
V
IN
= 0.4V
V
IN
= 2.7V
Symbol
I
ILD
I
IHD
V
ILD
V
IHD
Min
-
-
-
2.0
Typ
-0.2
1
-
-
Max
-0.2
40
0.7
-
Unit
mA
µA
V
V
INHIBIT CHARACTERISTICS
"0" Input Current
"1" Input Current
"0" Input Voltage
"1" Input Voltage
Delay from TX inhibit, (0➝1) to inhibited output
Delay from TX inhibit, (1➝0) to active output
Differential Output Noise, inhibit mode
Differential Output Impedance (inhibited) Note 1
See Figure 5
Point B
Point C
V
IN
= 0.4V
V
IN
= 2.7V
I
ILI
I
IHI
V
ILI
V
IHI
t
DXOFF
t
DXON
V
NOI
Z
OI
Z
OI
-
-
-
2
-
-
-
2K
1K
-0.1
1.0
-
-
175
90
2
-
-
-0.2
40
0.7
-
200
200
10
-
-
mA
µA
V
V
nS
nS
mVp-p
Ω
Ω
OUTPUT CHARACTERISTICS
Differential output level
Rise and fall times (10% to 90% of p-p output)
Output offset. See Figure 3. 2.5 µS after midpoint
crossing of the parity bit of the last word of a 660µS
message.
Delay from 50% point of TX DATA or TX DATA
input to zero crossing of differential signal
SCD4436D Rev D
Figure 5
Point A
V
O
6
100
-
7.5
160
-
9
200
±90
Vp-p
nS
mVpeak
t
r
V
OS
t
DTX
3
-
100
200
nS
ELECTRICAL CHARACTERISTICS – RECEIVER SECTION
Parameter
Differential Voltage Range
(See Figure 5, Point B)
Common Mode Rejection Ratio (Note 3)
"1" State – Rx Data or Rx Data Output
"0" State – Rx Data or Rx Data Output
Delay (average) from Differential Input Zero
Crossings to RX DATA and RX DATA Output 50%
points
Input Threshold Voltage (referred to the bus)
100KHz–1MHz
I
OH
= -0.4 mA
I
OI
= 4 mA
Condition
TXFMR
1.4:1
Symbol
V
IDR
CMRR
V
OH
V
OL
t
DRX
Min
-
45
2.5
-
-
Typ
14
-
3.7
0.35
270
Max
20
-
-
0.5
400
Unit
Vpk
dB
V
V
nS
V
TH
0.60
0.75
1.15
Vp-p
STROBE CHARACTERISTICS (LOGIC "0" INHIBITS OUTPUT)
"0" Input Current
"1" Input Current
"0" Input Voltage
"1" Input Voltage
Strobe Delay (Turn-on or Turn-off)
V
S
= 0.4V
V
S
= 2.7V
I
IL
I
IH
V
IL
V
IH
-
-
-
2.0
-
-0.2
1
-
-
50
-0.4
+40
0.7
-
100
mA
µA
V
V
nS
t
SD
POWER DATA
POWER SUPPLY CURRENTS – PER CHANNEL
Transmitter Standby
Note 4
I
CC
I
EE
I
L
I
CC
I
EE
I
L
I
CC
I
EE
I
L
I
CC
I
EE
I
L
-
-
-
-
-
-
-
-
-
-
-
-
0
12
18
45
12
18
90
12
18
180
12
18
1
16
30
50
20
30
100
20
30
200
20
30
mA
25% Duty Cycle
50% Duty Cycle
100% Duty Cycle
POWER SUPPLY VOLTAGE
±15V Operating Power Supply Voltage Range
+5V Operating Power Supply Voltage Range
V
CC
V
EE
V
L
+14.25
-14.25
+4.50
+15.00 +15.75
-15.00 -15.75
+5.00
+5.50
V
V
V
NOTES:
1. Power on or off, measured from 75KHz to 1MHz at Point A and transformer self impedance of 3KΩ minimum at 1MHz.
2. Power Supplies: ±15V
DC
±0.75V & +5V
DC
±0.5V, bypassed by by 10 µF (Tantalum recommended) Capacitor minimum. All
measurements & specifications apply over the temperature range of -55°C to +125°C (case temperature) unless otherwise specified.
3. When measured as shown in Figure 5 with ±10Vp, line to ground, DC to 2MHz.
4. Typical power is measured with V
bus
at Point A = 7.5 Vp-p.
SCD4436D Rev D
4
LAST BIT
Transformer Coupled Stub
70Ω
Magnified View
OUTPUT OFFSET
ACT 4436
*
*
TX DATA OUT
2:1
3
2
7
C
1:1.4 52.5Ω
0 Volts
OUTPUT OFFSET
A
TX DATA OUT
2.5 µsec
1
5
T1553-2
Zoi
V
CM
52.5Ω
RX DATA IN
RX DATA IN
*
Offset measured at Point A in Figure 5
FIGURE 3 – TRANSMITTER (TX) OUTPUT
OFFSET
ACT 4436
Direct Coupled Stub
TX DATA OUT
1.4:1
8
3
2
B
52.5Ω
A
TX DATA OUT
RX DATA IN
3600
3200
2.97W
POWER DISSIPATION
MILLIWATTS
2800
2400
2000
1600
1200
800
400
0
0
10
20
30
40
50
60
Typical Hybrid
Dissipation
Typical Hybrid Input Power
RX DATA IN
1
4
T1553-2
52.5Ω
Zoi
70Ω
Transformer Model use Technitrol Part# 1553-2
or equivalent
1.87W
FIGURE 5 – TYPICAL 1553 BUS
CONNECTIONS
0.270
70
80
90 100
DUTY CYCLE – PERCENT
Note: Vcc= +15V, V
EE
= -15V, V
L
= +5V, Transformer ratio 1.4:1,
V
BUS
(Point A) at 7.5VP-P.
FIGURE 4 – POWER DISSIPATION VS.
DUTY CYCLE
(Total, hybrid with one channel transmitting
and the other not powered – 100% Duty Cycle)
SCD4436D Rev D
5
Linux开发
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
