MOTOROLA
Designer's
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MTP30N06VL/D
TMOS V
Power Field Effect Transistor
TMOS V is a new technology designed to achieve an on–resis-
tance area product about one–half that of standard MOSFETs. This
new technology more than doubles the present cell density of our
50 and 60 volt TMOS devices. Just as with our TMOS E–FET
designs, TMOS V is designed to withstand high energy in the
avalanche and commutation modes. Designed for low voltage, high
speed switching applications in power supplies, converters and
power motor controls, these devices are particularly well suited for
bridge circuits where diode speed and commutating safe operating
areas are critical and offer additional safety margin against
unexpected voltage transients.
™
Data Sheet
MTP30N06VL
Motorola Preferred Device
N–Channel Enhancement–Mode Silicon Gate
TMOS POWER FET
30 AMPERES
60 VOLTS
RDS(on) = 0.050 OHM
TM
D
New Features of TMOS V
•
On–resistance Area Product about One–half that of Standard
MOSFETs with New Low Voltage, Low RDS(on) Technology
•
Faster Switching than E–FET Predecessors
Features Common to TMOS V and TMOS E–FETS
•
Avalanche Energy Specified
•
IDSS and VDS(on) Specified at Elevated Temperature
•
Static Parameters are the Same for both TMOS V and
TMOS E–FET
MAXIMUM RATINGS
(TC = 25°C unless otherwise noted)
Rating
Drain–to–Source Voltage
Drain–to–Gate Voltage (RGS = 1.0 MΩ)
Gate–to–Source Voltage — Continuous
Gate–to–Source Voltage
— Non–repetitive (tp
≤
10 ms)
Drain Current — Continuous
Drain Current
— Continuous @ 100°C
Drain Current
— Single Pulse (tp
≤
10
µs)
Total Power Dissipation
Derate above 25°C
Operating and Storage Temperature Range
G
S
CASE 221A–06, Style 5
TO–220AB
Symbol
VDSS
VDGR
VGS
VGSM
ID
ID
IDM
PD
TJ, Tstg
EAS
R
θJC
R
θJA
TL
Value
60
60
±
15
±
20
30
20
105
90
0.6
– 55 to 175
154
1.67
62.5
260
Unit
Vdc
Vdc
Vdc
Vpk
Adc
Apk
Watts
W/°C
°C
mJ
°C/W
°C
Single Pulse Drain–to–Source Avalanche Energy — STARTING TJ = 25°C
(VDD = 25 Vdc, VGS = 5 Vdc, PEAK IL = 30 Apk, L = 0.342 mH, RG = 25
Ω)
Thermal Resistance — Junction to Case
Thermal Resistance
— Junction to Ambient
Maximum Lead Temperature for Soldering Purposes, 1/8″ from Case for 10 seconds
Designer’s Data for “Worst Case” Conditions
— The Designer’s Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit
curves — representing boundaries on device characteristics — are given to facilitate “worst case” design.
E–FET, Designer’s and TMOS V are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
Preferred
devices are Motorola recommended choices for future use and best overall value.
REV 4
©
Motorola TMOS
Motorola, Inc. 1996
Power MOSFET Transistor Device Data
1
MTP30N06VL
ELECTRICAL CHARACTERISTICS
(TJ = 25
°C
unless otherwise noted)
Characteristic
OFF CHARACTERISTICS
Drain–to–Source Breakdown Voltage
(VGS = 0 Vdc, ID = 250
µAdc)
Temperature Coefficient (Positive)
Zero Gate Voltage Drain Current
(VDS = 60 Vdc, VGS = 0 Vdc)
(VDS = 60 Vdc, VGS = 0 Vdc, TJ = 150
°C)
Gate–Body Leakage Current (VGS =
±
15 Vdc, VDS = 0 Vdc)
ON CHARACTERISTICS (1)
Gate Threshold Voltage
(VDS = VGS, ID = 250
µAdc)
Threshold Temperature Coefficient (Negative)
Static Drain–to–Source On–Resistance (VGS = 5 Vdc, ID = 15 Adc)
Drain–to–Source On–Voltage
(VGS = 5 Vdc, ID = 30 Adc)
(VGS = 5 Vdc, ID = 15 Adc, TJ = 150
°C)
Forward Transconductance (VDS = 6.25 Vdc, ID = 15 Adc)
DYNAMIC CHARACTERISTICS
Input Capacitance
Output Capacitance
Transfer Capacitance
SWITCHING CHARACTERISTICS (2)
Turn–On Delay Time
Rise Time
Turn–Off Delay Time
Fall Time
Gate Charge
(See Figure 8)
(VDS = 48 Vdc, ID = 30 Adc,
VGS = 5 Vdc)
(VDD = 30 Vdc, ID = 30 Adc,
VGS = 5 Vdc,
RG = 9.1
Ω)
td(on)
tr
td(off)
tf
QT
Q1
Q2
Q3
SOURCE–DRAIN DIODE CHARACTERISTICS
Forward On–Voltage
(IS = 30 Adc, VGS = 0 Vdc)
(IS = 30 Adc, VGS = 0 Vdc, TJ = 150
°C)
VSD
—
—
trr
(IS = 30 Adc, VGS = 0 Vdc,
dIS/dt = 100 A/µs)
Reverse Recovery Stored Charge
INTERNAL PACKAGE INDUCTANCE
Internal Drain Inductance
(Measured from the drain lead 0.25″ from package to center of die)
Internal Source Inductance
(Measured from the source lead 0.25″ from package to source bond pad)
(1) Pulse Test: Pulse Width
≤
300
µs,
Duty Cycle
≤
2%.
(2) Switching characteristics are independent of operating junction temperature.
LD
—
LS
—
7.5
—
4.5
—
nH
nH
ta
tb
QRR
—
—
—
—
0.98
0.89
86.4
49.6
36.8
0.228
1.6
—
—
—
—
—
µC
ns
Vdc
—
—
—
—
—
—
—
—
14
260
54
108
27
5
17
15
30
520
110
220
40
—
—
—
nC
ns
(VDS = 25 Vdc, VGS = 0 Vdc,
f = 1.0 MHz)
Ciss
Coss
Crss
—
—
—
1130
360
95
1580
500
190
pF
VGS(th)
1.0
—
RDS(on)
VDS(on)
—
—
gFS
13
—
—
21
1.8
1.73
—
Mhos
—
1.5
4.0
0.033
2.0
—
0.05
Vdc
mV/°C
Ohm
Vdc
V(BR)DSS
60
—
IDSS
—
—
IGSS
—
—
—
—
10
100
100
nAdc
—
63
—
—
Vdc
mV/°C
µAdc
Symbol
Min
Typ
Max
Unit
Reverse Recovery Time
2
Motorola TMOS Power MOSFET Transistor Device Data
MTP30N06VL
TYPICAL ELECTRICAL CHARACTERISTICS
60
I D , DRAIN CURRENT (AMPS)
50
40
30
20
3V
10
0
VGS = 10 V
8V
6V
5V
4V
60
TJ = 25°C
I D , DRAIN CURRENT (AMPS)
50
25°C
40
30
20
10
0
0
1
2
3
4
5
6
7
8
9
10
0
1
VDS, DRAIN–TO–SOURCE VOLTAGE (VOLTS)
100°C
VDS
≥
10 V
TJ = –55°C
2
3
4
5
6
VGS, GATE–TO–SOURCE VOLTAGE (VOLTS)
Figure 1. On–Region Characteristics
RDS(on) , DRAIN–TO–SOURCE RESISTANCE (OHMS)
RDS(on) , DRAIN–TO–SOURCE RESISTANCE (OHMS)
Figure 2. Transfer Characteristics
0.08
0.07
0.06
0.05
0.04
0.03
0.02
0.01
0
0
VGS = 10 V
0.06
TJ = 25°C
0.05
0.04
0.03
0.02
0.01
0
VGS = 5 V
10 V
TJ = 100°C
25°C
– 55°C
10
40
20
30
ID, DRAIN CURRENT (AMPS)
50
60
0
10
40
20
30
ID, DRAIN CURRENT (AMPS)
50
60
Figure 3. On–Resistance versus Drain Current
and Temperature
Figure 4. On–Resistance versus Drain Current
and Gate Voltage
R DS(on) , DRAIN–TO–SOURCE RESISTANCE
(NORMALIZED)
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
– 50
VGS = 5 V
ID = 15 A
I DSS , LEAKAGE (nA)
1000
VGS = 0 V
TJ = 125°C
100
100°C
10
1
– 25
0
25
50
75
100 125
TJ, JUNCTION TEMPERATURE (°C)
150
175
0
30
10
20
40
50
VDS, DRAIN–TO–SOURCE VOLTAGE (VOLTS)
60
Figure 5. On–Resistance Variation with
Temperature
Figure 6. Drain–To–Source Leakage
Current versus Voltage
Motorola TMOS Power MOSFET Transistor Device Data
3
MTP30N06VL
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted
by recognizing that the power MOSFET is charge controlled.
The lengths of various switching intervals (∆t) are deter-
mined by how fast the FET input capacitance can be charged
by current from the generator.
The published capacitance data is difficult to use for calculat-
ing rise and fall because drain–gate capacitance varies
greatly with applied voltage. Accordingly, gate charge data is
used. In most cases, a satisfactory estimate of average input
current (IG(AV)) can be made from a rudimentary analysis of
the drive circuit so that
t = Q/IG(AV)
During the rise and fall time interval when switching a resis-
tive load, VGS remains virtually constant at a level known as
the plateau voltage, VSGP. Therefore, rise and fall times may
be approximated by the following:
tr = Q2 x RG/(VGG – VGSP)
tf = Q2 x RG/VGSP
where
VGG = the gate drive voltage, which varies from zero to VGG
RG = the gate drive resistance
and Q2 and VGSP are read from the gate charge curve.
During the turn–on and turn–off delay times, gate current is
not constant. The simplest calculation uses appropriate val-
ues from the capacitance curves in a standard equation for
voltage change in an RC network. The equations are:
td(on) = RG Ciss In [VGG/(VGG – VGSP)]
td(off) = RG Ciss In (VGG/VGSP)
5000
4500 C
iss
4000
C, CAPACITANCE (pF)
3500
3000
2500
2000
1500
1000
500
0
10
5
VGS
Crss
0
VDS
5
10
15
20
Coss
25
Ciss
Crss
The capacitance (Ciss) is read from the capacitance curve at
a voltage corresponding to the off–state condition when cal-
culating td(on) and is read at a voltage corresponding to the
on–state when calculating td(off).
At high switching speeds, parasitic circuit elements com-
plicate the analysis. The inductance of the MOSFET source
lead, inside the package and in the circuit wiring which is
common to both the drain and gate current paths, produces a
voltage at the source which reduces the gate drive current.
The voltage is determined by Ldi/dt, but since di/dt is a func-
tion of drain current, the mathematical solution is complex.
The MOSFET output capacitance also complicates the
mathematics. And finally, MOSFETs have finite internal gate
resistance which effectively adds to the resistance of the
driving source, but the internal resistance is difficult to mea-
sure and, consequently, is not specified.
The resistive switching time variation versus gate resis-
tance (Figure 9) shows how typical switching performance is
affected by the parasitic circuit elements. If the parasitics
were not present, the slope of the curves would maintain a
value of unity regardless of the switching speed. The circuit
used to obtain the data is constructed to minimize common
inductance in the drain and gate circuit loops and is believed
readily achievable with board mounted components. Most
power electronic loads are inductive; the data in the figure is
taken with a resistive load, which approximates an optimally
snubbed inductive load. Power MOSFETs may be safely op-
erated into an inductive load; however, snubbing reduces
switching losses.
VDS = 0 V
VGS = 0 V
TJ = 25°C
GATE–TO–SOURCE OR DRAIN–TO–SOURCE VOLTAGE (VOLTS)
Figure 7. Capacitance Variation
4
Motorola TMOS Power MOSFET Transistor Device Data
MTP30N06VL
VGS, GATE–TO–SOURCE VOLTAGE (VOLTS)
5
4.5
4
3.5
3
2.5
2
1.5
1
0.5
0
0
5
10
15
VDS
20
QT, TOTAL CHARGE (nC)
Q3
TJ = 25°C
ID = 30 A
Q1
Q2
QT
VGS
30
27
24
21
18
15
12
9
6
3
0
25
1000
TJ = 25°C
ID = 30 A
VDD = 30 V
VGS = 5 V
t, TIME (ns)
100
VDS , DRAIN–TO–SOURCE VOLTAGE (VOLTS)
tr
tf
td(off)
10
td(on)
1
1
10
RG, GATE RESISTANCE (OHMS)
100
Figure 8. Gate–To–Source and Drain–To–Source
Voltage versus Total Charge
Figure 9. Resistive Switching Time
Variation versus Gate Resistance
DRAIN–TO–SOURCE DIODE CHARACTERISTICS
30
25
I S , SOURCE CURRENT (AMPS)
20
15
10
5
0
0.5
TJ = 25°C
VGS = 0 V
0.55
0.6
0.65
0.7
0.75
0.8
0.85
0.9
0.95
1
VSD, SOURCE–TO–DRAIN VOLTAGE (VOLTS)
Figure 10. Diode Forward Voltage versus Current
SAFE OPERATING AREA
The Forward Biased Safe Operating Area curves define
the maximum simultaneous drain–to–source voltage and
drain current that a transistor can handle safely when it is for-
ward biased. Curves are based upon maximum peak junc-
tion temperature and a case temperature (TC) of 25°C. Peak
repetitive pulsed power limits are determined by using the
thermal response data in conjunction with the procedures
discussed in AN569, “Transient Thermal Resistance–General
Data and Its Use.”
Switching between the off–state and the on–state may tra-
verse any load line provided neither rated peak current (IDM)
nor rated voltage (VDSS) is exceeded and the transition time
(tr,tf) do not exceed 10
µs.
In addition the total power aver-
aged over a complete switching cycle must not exceed
(TJ(MAX) – TC)/(R
θJC
).
A Power MOSFET designated E–FET can be safely used
in switching circuits with unclamped inductive loads. For reli-
able operation, the stored energy from circuit inductance dis-
sipated in the transistor while in avalanche must be less than
the rated limit and adjusted for operating conditions differing
from those specified. Although industry practice is to rate in
terms of energy, avalanche energy capability is not a con-
stant. The energy rating decreases non–linearly with an in-
crease of peak current in avalanche and peak junction
temperature.
Although many E–FETs can withstand the stress of drain–
to–source avalanche at currents up to rated pulsed current
(IDM), the energy rating is specified at rated continuous cur-
rent (ID), in accordance with industry custom. The energy rat-
ing must be derated for temperature as shown in the
accompanying graph (Figure 12). Maximum energy at cur-
rents below rated continuous ID can safely be assumed to
equal the values indicated.
Motorola TMOS Power MOSFET Transistor Device Data
5
Linux开发
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
