•
•
•
•
•
•
•
T2L LV CMOS input and output
Delay stable and precise
8-pin Space Saver package
Leads - thru-hole, J, Gull Wing or Tucked
Available in delays from 6 to 150ns
Fast rise time on output
12mA output drive capability
Delay time is measured at the +1.5V level on the leading edge.
Output is capable of driving ±12mA. Temperature coefficient
of delay is approximately +1200 ppm/
o
C over the operating
temperature range of -40 to +85
o
C.
These modules accept either logic "1" or logic "0" inputs and
reproduce the logic at the output without inversion. The delay
modules are intended primarily for use with positive going
pulses and are calibrated to the tolerances shown in the table
on rising edge delay; where best accuracy is desired in appli-
cations using falling edge timing, it is recommended that a
special unit be calibrated for the specific application.
These LVQ "Space Saver Series" modules are packaged in
an 8-pin housing, molded of flame-proof Diallyl Phthalate per
MIL-M-14, Type SDG-F, and are fully encapsulated in epoxy
resin. Thru-hole, J, Gull Wing or Tucked Lead configurations
are available on these modules (see Part Number Table note
to specify). Leads meet the solderability requirements of MIL-
STD-202, Method 208. Corner standoffs on the housing of the
thru-hole lead version and lead design of the surface mount
versions provide positive standoff from the printed circuit
board to permit solder-fillet formation and flush cleaning of
solder-flux residues for improved reliability.
Marking consists of manufacturer's name, logo (EC2), part
number, terminal identification and date code of manufacture.
All marking is applied by silk screen process using white epoxy
paint in accordance with MIL-STD-130, to meet the perma-
nency of identification required by MIL-STD-202, Method 215.
design notes
The LVQ "Space Saver Series" Logic Delay Lines developed by
Engineered Components Company have been designed to provide
precise delays with required driving and pick-off circuitry contained
in a single 8-pin package compatible with low voltage (3.3V) & T2L
circuits. These logic delay lines are of hybrid construction utilizing
the proven technologies of active integrated circuitry and of passive
networks utilizing capacitive, inductive and resistive elements. The
MTBF on these modules, when calculated per MIL-HDBK-217 for
a 50
o
C ground fixed environment, is in excess of 4 million hours.
Module design includes compensation for propagation delays and
incorporates internal termination at the output; no additional exter-
nal components are needed to obtain the specified delay.
The SSLDL-LVQ is offered in 37 delays from 6 to 150ns. Delay
tolerances are maintained as shown in the accompanying part
number table, when tested under the "Test Conditions" shown.
BLOCK DIAGRAM IS SHOWN BELOW
Vcc
8
OUTPUT
5
TEST CONDITIONS
1. All measurements are made at 25
o
C.
2. V
cc
supply voltage is maintained at 3.3V DC.
3. All units are tested using a LVQ gate providing a positive input
pulse and one LVQ gate load at the output.
4. Input pulse width used is 100% longer than delay of module
under test; spacing between pulses (falling edge to rising edge)
is three times the pulse width used
.
X
X
INPUT
DRIVER
X
DELAY
LINE
X
OUTPUT
BUFFER
OPERATING SPECIFICATIONS
*
V
cc
supply voltage:
1
INPUT
4
GROUND
............
V
cc
supply current:
Constant "0" or "1"
. . . . . . . . . . . .
1MHz square wave input
. . . . . . . . .
2.7 to 3.6V DC
1µA max.
1mA typical
2V min.; V
cc
max.
Vcc max.; 1µA max.
.8V max.
1µA max.
2.2V min.; Vcc 3.0;
I
OH
-12mA
.4V max. I
OL
+12mA
-40 to +85
o
C
55 to +125
o
C.
MECHANICAL DETAIL IS SHOWN BELOW
Pin No.
8
5
V
OUT
Logic 1 Input:
Voltage
. . . . . . . . . . . . . . . . .
Current
. . . . . . . . . . . . . . . . .
Logic 0 Input:
Voltage
. . . . . . . . . . . . . . . . .
Current
. . . . . . . . . . . . . . . . .
IN
Pin No.
1
C
4
...........
Logic 0 Voltage out:
. . . . . . . . . . .
Operating temperature range:
. . . . . .
Storage temperature:
. . . . . . . . . . .
Logic 1 Voltage out:
*
Delays increase or decrease approximately 2% for a respective
increase or decrease of 10% in supply voltage.
¯
PART NUMBER TABLE
Suffix Part Number with G (for Gull Wing Lead), J (for J
Lead), F (for Thru-hole Lead) or T (for Tucked Lead).
Examples: SSLDL-LVQ-10G (Gull Wing), SSLDL-LVQ-25J
(J Lead), SSLDL-LVQ-70F (Thru-hole Lead) or SSLDL-
LVQ-15T (Tucked Lead).
Thru-hole Lead
DELAYS AND TOLERANCES (in ns)
PART NUMBER
OUTPUT
PART NUMBER
OUTPUT
Gull Wing Lead
J Lead
SSLDL-LVQ-6
SSLDL-LVQ-7
SSLDL-LVQ-8
SSLDL-LVQ-9
SSLDL-LVQ-10
SSLDL-LVQ-11
SSLDL-LVQ-12
SSLDL-LVQ-13
SSLDL-LVQ-14
SSLDL-LVQ-15
SSLDL-LVQ-16
SSLDL-LVQ-17
SSLDL-LVQ-18
SSLDL-LVQ-19
SSLDL-LVQ-20
SSLDL-LVQ-21
SSLDL-LVQ-22
SSLDL-LVQ-23
SSLDL-LVQ-24
6±.5
7±.5
8±.5
9±.5
10±.5
11±.75
12±.75
13±.75
14±.75
15±.75
16±.75
17±.75
18±.75
19±.75
20±.75
21±1
22±1
23±1
24±1
SSLDL-LVQ-25
SSLDL-LVQ-30
SSLDL-LVQ-35
SSLDL-LVQ-40
SSLDL-LVQ-45
SSLDL-LVQ-50
SSLDL-LVQ-55
SSLDL-LVQ-60
SSLDL-LVQ-65
SSLDL-LVQ-70
SSLDL-LVQ-75
SSLDL-LVQ-80
SSLDL-LVQ-85
SSLDL-LVQ-90
SSLDL-LVQ-95
SSLDL-LVQ-100
SSLDL-LVQ-125
SSLDL-LVQ-150
25±1
30±1.5
35±1.5
40±1.5
45±2
50±2
55±2
60±2
65±2.5
70±2.5
75±2.5
80±2.5
85±3
90±3
95±3
100±3
125±4
150±4.5
Tucked Lead
All modules can be operated with a minimum input pulse width of
100% of full delay or 15ns whichever is greater and pulse period
approaching square wave; since delay accuracies may be some-
what degraded, it is suggested that the module be evaluated under
the intended specific operating conditions.
Special modules can be
readily manufactured to improve accuracies and/or provide cus-
tomer specified random delay times for specific applications.
Catalog No. C/030797R1
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
