电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SSTUM32865ET/G

产品描述IC SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160, 9 X 13 MM, 0.70 MM PITCH, LEAD FREE, PLASTIC, SOT-802-2, TFBGA-160, FF/Latch
产品类别逻辑    逻辑   
文件大小141KB,共28页
制造商NXP(恩智浦)
官网地址https://www.nxp.com
标准
下载文档 详细参数 选型对比 全文预览

SSTUM32865ET/G概述

IC SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160, 9 X 13 MM, 0.70 MM PITCH, LEAD FREE, PLASTIC, SOT-802-2, TFBGA-160, FF/Latch

SSTUM32865ET/G规格参数

参数名称属性值
是否Rohs认证符合
厂商名称NXP(恩智浦)
零件包装代码BGA
包装说明9 X 13 MM, 0.70 MM PITCH, LEAD FREE, PLASTIC, SOT-802-2, TFBGA-160
针数160
制造商包装代码SOT-802-2
Reach Compliance Codeunknown
系列SSTU
JESD-30 代码R-PBGA-B160
长度13 mm
逻辑集成电路类型D FLIP-FLOP
湿度敏感等级2
位数28
功能数量1
端子数量160
最高工作温度70 °C
最低工作温度
输出特性OPEN-DRAIN
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码TFBGA
封装等效代码BGA160,12X18,25
封装形状RECTANGULAR
封装形式GRID ARRAY, THIN PROFILE, FINE PITCH
峰值回流温度(摄氏度)260
电源1.8 V
传播延迟(tpd)1.4 ns
认证状态Not Qualified
座面最大高度1.15 mm
最大供电电压 (Vsup)2 V
最小供电电压 (Vsup)1.7 V
标称供电电压 (Vsup)1.8 V
表面贴装YES
温度等级COMMERCIAL
端子形式BALL
端子节距0.65 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间40
触发器类型POSITIVE EDGE
宽度9 mm
最小 fmax450 MHz

文档预览

下载PDF文档
SSTUM32865
1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-800
RDIMM applications
Rev. 01 — 19 September 2007
Product data sheet
1. General description
The SSTUM32865 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
by four (2R
×
4) and similar high-density Double Data Rate 2 (DDR2) memory modules. It
is similar in function to the JEDEC-standard 14-bit DDR2 register, but integrates the
functionality of the normally required two registers in a single package, thereby freeing up
board real-estate and facilitating routing to accommodate high-density Dual In-line
Memory Module (DIMM) designs.
The SSTUM32865 also integrates a parity function, which accepts a parity bit from the
memory controller, compares it with the data received on the D-inputs and indicates
whether a parity error has occurred on its open-drain PTYERR pin (active LOW).
It further offers added features over the JEDEC standard register in that it is permanently
configured for high output drive strength. This allows use in high density designs with
heavier than normal net loading conditions. Furthermore, the SSTUM32865 features two
additional chip select inputs, which allow more versatile enabling and disabling in densely
populated memory modules. Both added features (drive strength and chip selects) are
fully backward compatible to the JEDEC standard register.
The SSTUM32865 is packaged in a 160-ball, 12
×
18 grid, 0.65 mm ball pitch, thin profile
fine-pitch ball grid array (TFBGA) package, which, while requiring a minimum
9 mm
×
13 mm of board space, allows for adequate signal routing and escape using
conventional card technology.
2. Features
I
28-bit data register supporting DDR2
I
Fully compliant to JEDEC standard for SSTUB32865
I
Supports 2 rank by 4 DIMM density by integrating equivalent functionality of two
JEDEC-standard DDR2 registers (that is, 2
×
SSTUB32864 or 2
×
SSTUB32866)
I
Parity checking function across 22 input data bits
I
Parity out signal
I
Controlled multi-impedance output impedance drivers enable optimal signal integrity
and speed
I
Meets or exceeds SSTUB32865 JEDEC standard speed performance
I
Supports up to 450 MHz clock frequency of operation
I
Permanently configured for high output drive
I
Optimized pinout for high-density DDR2 module design
I
Chip-selects minimize power consumption by gating data outputs from changing state
I
Two additional chip select inputs allow optional flexible enabling and disabling

SSTUM32865ET/G相似产品对比

SSTUM32865ET/G SSTUM32865ET/S
描述 IC SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160, 9 X 13 MM, 0.70 MM PITCH, LEAD FREE, PLASTIC, SOT-802-2, TFBGA-160, FF/Latch IC SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160, 9 X 13 MM, 0.70 MM PITCH, LEAD FREE, PLASTIC, SOT-802-2, TFBGA-160, FF/Latch
是否Rohs认证 符合 符合
厂商名称 NXP(恩智浦) NXP(恩智浦)
零件包装代码 BGA BGA
包装说明 9 X 13 MM, 0.70 MM PITCH, LEAD FREE, PLASTIC, SOT-802-2, TFBGA-160 9 X 13 MM, 0.70 MM PITCH, LEAD FREE, PLASTIC, SOT-802-2, TFBGA-160
针数 160 160
制造商包装代码 SOT-802-2 SOT-802-2
Reach Compliance Code unknown unknown
系列 SSTU SSTU
JESD-30 代码 R-PBGA-B160 R-PBGA-B160
长度 13 mm 13 mm
逻辑集成电路类型 D FLIP-FLOP D FLIP-FLOP
湿度敏感等级 2 2
位数 28 28
功能数量 1 1
端子数量 160 160
最高工作温度 70 °C 85 °C
输出特性 OPEN-DRAIN OPEN-DRAIN
输出极性 TRUE TRUE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TFBGA TFBGA
封装等效代码 BGA160,12X18,25 BGA160,12X18,25
封装形状 RECTANGULAR RECTANGULAR
封装形式 GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH
峰值回流温度(摄氏度) 260 260
电源 1.8 V 1.8 V
传播延迟(tpd) 1.4 ns 1.4 ns
认证状态 Not Qualified Not Qualified
座面最大高度 1.15 mm 1.15 mm
最大供电电压 (Vsup) 2 V 2 V
最小供电电压 (Vsup) 1.7 V 1.7 V
标称供电电压 (Vsup) 1.8 V 1.8 V
表面贴装 YES YES
温度等级 COMMERCIAL OTHER
端子形式 BALL BALL
端子节距 0.65 mm 0.65 mm
端子位置 BOTTOM BOTTOM
处于峰值回流温度下的最长时间 40 40
触发器类型 POSITIVE EDGE POSITIVE EDGE
宽度 9 mm 9 mm
最小 fmax 450 MHz 450 MHz
华硕工程师谈主板供电电路设计
华硕工程师谈主板供电电路设计...
open82977352 单片机
LED晶圆技术发展趋势及LED晶圆制程
从LED工作原理可知,晶圆材料是LED的核心部分,事实上,LED的波长、亮度、正向电压等主要光电参数基本上取决于晶圆材料。晶圆技术与设备是晶圆制造技术的关键所在,金属有机物化学气相淀积(Meta ......
探路者 LED专区
Software-Defined Radio with LabVIEW FPGA
Software-Defined Radio with LabVIEW FPGA...
安_然 测试/测量
CCS单步调试与run的板子运行状况不一样
用单步运行下面的程序,使LED闪烁。直接run却不行,请问大神们怎么解决这个问题? for(;;) { GpioDataRegs.GPASET.bit.GPIO6 =1; delay_loop(); GpioDataRegs.GPBSE ......
ming2298 微控制器 MCU
今儿是程序猿的节日,相关的童鞋节日快乐~
176379 节日快乐{:1_123:} eeworldpostqq...
phantom7 聊聊、笑笑、闹闹
星载寄生式SAR系统频率同步分析
摘 要:针对星载寄生式SAR系统对地观测应用背景,详细分析了频率同步误差对双站SAR成像的影响,以法国提出的/干涉车轮0构形为例,对同步误差进行了仿真"提出了一种新的频率同步方法,该方法通过接收 ......
JasonYoo 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 517  1186  702  1328  1712  11  24  15  27  35 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved