电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SN54LS158J

产品描述Multiplexer, LS Series, 4-Func, 2 Line Input, 1 Line Output, Inverted Output, TTL, CDIP16, CERAMIC, DIP-16
产品类别逻辑    逻辑   
文件大小158KB,共5页
制造商Motorola ( NXP )
官网地址https://www.nxp.com
下载文档 详细参数 全文预览

SN54LS158J概述

Multiplexer, LS Series, 4-Func, 2 Line Input, 1 Line Output, Inverted Output, TTL, CDIP16, CERAMIC, DIP-16

SN54LS158J规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Motorola ( NXP )
包装说明CERAMIC, DIP-16
Reach Compliance Codeunknown
Is SamacsysN
系列LS
JESD-30 代码R-GDIP-T16
JESD-609代码e0
长度19.3 mm
负载电容(CL)15 pF
逻辑集成电路类型MULTIPLEXER
功能数量4
输入次数2
输出次数1
端子数量16
最高工作温度125 °C
最低工作温度-55 °C
输出极性INVERTED
封装主体材料CERAMIC, GLASS-SEALED
封装代码DIP
封装形状RECTANGULAR
封装形式IN-LINE
峰值回流温度(摄氏度)NOT SPECIFIED
最大电源电流(ICC)11 mA
传播延迟(tpd)24 ns
认证状态Not Qualified
座面最大高度4.19 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术TTL
温度等级MILITARY
端子面层Tin/Lead (Sn/Pb)
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度7.62 mm
Base Number Matches1

文档预览

下载PDF文档
QUAD 2-INPUT MULTIPLEXER
The LSTTL/ MSI SN54L/ 74LS158 is a high speed Quad 2-input Multiplex-
er. It selects four bits of data from two sources using the common Select and
Enable inputs. The four buffered outputs present the selected data in the
inverted form. The LS158 can also generate any four of the 16 different
functions of two variables. The LS158 is fabricated with the Schottky barrier
diode process for high speed and is completely compatible with all Motorola
TTL families.
SN54/74LS158
QUAD 2-INPUT MULTIPLEXER
LOW POWER SCHOTTKY
Schottky Process for High Speed
Multifunction Capability
Inverted Outputs
Input Clamp Diodes Limit High Speed Termination Effects
ESD > 3500 Volts
Special Circuitry Ensures Glitch Free Multiplexing
CONNECTION DIAGRAM DIP
(TOP VIEW)
VCC
16
E
15
I0c
14
I1c
13
Zc
12
I0d
11
I1d
10
Zd
9
NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
16
J SUFFIX
CERAMIC
CASE 620-09
1
1
S
2
I0a
3
I1a
4
Za
5
I0b
6
I1b
7
Zb
8
GND
16
1
N SUFFIX
PLASTIC
CASE 648-08
PIN NAMES
S
E
I0a – I0d
I1a – I1d
Za – Zd
Common Select Input
Enable (Active LOW) Input
Data Inputs from Source 0
Data Inputs from Source 1
Inverted Outputs (Note b)
LOADING
(Note a)
HIGH
1.0 U.L.
1.0 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.
LOW
0.5 U.L.
0.5 U.L.
0.25 U.L.
0.25 U.L.
5 (2.5) U.L.
16
1
D SUFFIX
SOIC
CASE 751B-03
ORDERING INFORMATION
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
Ceramic
Plastic
SOIC
NOTES:
a) 1 TTL Unit Load (U.L.) = 40
µA
HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
Temperature Ranges.
LOGIC DIAGRAM
I0a
2
3
I1a
5
I0b
6
I1b
14
I0c
13
I1c
11
I0d
10
I1d E S
15
1
LOGIC SYMBOL
15 2 3
5
6 14 13 11 10
E I0a I1a I0b I1b I0c I1c I0d I1d
1
S
Za
Zb
Zc
Zd
4
7
12
9
4
7
12
9
Za
Zb
VCC = PIN 16
GND = PIN 8
= PIN NUMBERS
Zd
VCC = PIN 16
GND = PIN 8
Zc
FAST AND LS TTL DATA
5-273

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1688  2891  1953  2218  1706  35  44  25  16  9 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved