74F583 4-Bit BCD Adder
April 1988
Revised March 1999
74F583
4-Bit BCD Adder
General Description
The ’F583 high-speed 4-bit, BCD full adder with internal
carry lookahead accepts two 4-bit decimal numbers (A
0
–
A
3
, B
0
–B
3
) and a Carry Input (C
n
). It generates the decimal
sum outputs (S
0
–S
3
), and a Carry Output (C
n+4
) if the sum
is greater than 9. The 'F583 is the functional equivalent of
the 82S83.
Features
s
Adds two decimal numbers
s
Full internal lookahead
s
Fast ripple carry for economical expansion
s
Sum output delay time 16.5 ns max
s
Ripple carry delay time 8.5 ns max
s
Input to ripple delay time 14.0 ns max
s
Supply current 60 mA max
Ordering Code:
Order Number
74F583SC
74F583PC
Package Number
M16B
N16E
Package Description
16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Logic Symbols
Connection Diagram
IEEE/IEC
Unit Loading/Fan Out
74F
Pin
Names
A
0
–A
3
B
0
–B
3
C
n
S
0
–S
3
C
n+4
Description
U.L.
Input I
IH
/I
IL
20
µA/−1.2
mA
20
µA/−1.2
mA
20
µA/−0.6
mA
−1
mA/20 mA
−1
mA/20 mA
HIGH/LOW Output I
OH
/I
OL
A Operand Inputs
B Operand Inputs
Carry Input
Sum Outputs
Carry Output
1.0/2.0
1.0/2.0
1.0/1.0
50/33.3
50/33.3
© 1999 Fairchild Semiconductor Corporation
DS009570.prf
www.fairchildsemi.com
74F583
Functional Description
The ’F583 4-bit binary coded (BCD) full adder performs the
addition of two decimal numbers (A
0
–A
3
, B
0
–B
3
). The loo-
kahead generates the BCD carry terms internally, allowing
the 'F583 to then do BCD addition correctly. For BCD num-
bers 0 through 9 at A and B inputs, the BCD sum forms at
the output. In the addition of two BCD numbers totalling a
number greater than 9, a valid BCD number and a carry will
result.
For input values larger than 9, the number is converted
from binary to BCD. Binary to BCD conversion occurs by
grounding one set of inputs, A
n
or B
n
, and applying any 4-
bit binary number to the other set of inputs. If the input is
between 0 and 9, a BCD number occurs at the output. If
the binary input falls between 10 and 15, a carry term is
generated. Both the carry term and the sum are the BCD
equivalent of the binary input. Converting binary numbers
greater than 16 may be achieved through cascading
'F583s.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74F583
Absolute Maximum Ratings
(Note 1)
Storage Temperature
Ambient Temperature under Bias
Junction Temperature under Bias
Plastic
V
CC
Pin Potential to
Ground Pin
Input Voltage (Note 2)
Input Current (Note 2)
Voltage Applied to Output
in HIGH State (with V
CC
=
0V)
Standard Output
3-STATE Output
Current Applied to Output
in LOW State (Max)
twice the rated I
OL
(mA)
−0.5V
to V
CC
−0.5V
to
+5.5V
−0.5V
to
+7.0V
−0.5V
to
+7.0V
−30
mA to
+5.0
mA
−65°C
to
+150°C
−55°C
to
+125°C
−55°C
to
+175°C
−55°C
to
+150°C
Recommended Operating
Conditions
Free Air Ambient Temperature
Commercial
Supply Voltage
Commercial
+4.5V
to
+5.5V
Note 1:
Absolute maximum ratings are values beyond which the device
may be damaged or have its useful life impaired. Functional operation
under these conditions is not implied.
Note 2:
Either voltage limit or current limit is sufficient to protect inputs.
0°C to
+70°C
DC Electrical Characteristics
Symbol
V
IH
V
IL
V
CD
V
OH
V
OL
I
IH
I
BVI
I
IL
I
OS
I
CEX
I
CCL
Parameter
Min
Input HIGH Voltage
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH
Voltage
Output LOW
Voltage
Input HIGH Current
Input HIGH Current
Breakdown Test
Input LOW Current
Output Short-Circuit Current
Output HIGH Leakage Current
Power Supply Current
40
−60
−0.6
−1.2
−150
250
60
mA
µA
mA
Max
Max
Max
mA
Max
V
IN
=
0.5V (C
n
)
V
IN
=
0.5V (A
n
, B
n
)
V
OUT
=
0V
V
OUT
=
V
CC
V
O
=
LOW
20
100
µA
µA
Max
Max
V
IN
=
2.7V
V
IN
=
7.0V
74F 10% V
CC
74F 5% V
CC
74F 10% V
CC
2.5
2.7
0.5
V
Min
2.0
0.8
−1.2
74F
Typ
Max
V
V
V
V
Min
Min
Recognized as a HIGH Signal
Recognized as a LOW Signal
I
IN
= −18
mA
I
OH
= −1
mA
I
OH
= −1
mA
I
OL
=
20 mA
Units
V
CC
Conditions
AC Electrical Characteristics
74F
T
A
= +25°C
Symbol
Parameter
V
CC
= +5.0V
C
L
=
50 pF
Min
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
Propagation Delay
A
n
or B
n
to S
n
Propagation Delay
C
n
to C
n+4
Propagation Delay
A
n
or B
n
to C
n+4
2.5
2.5
2.5
2.5
4.0
4.0
Typ
13.0
11.0
6.5
5.0
11.0
8.0
Max
16.5
14.0
8.5
6.5
14.0
10.5
Min
2.5
2.5
2.5
2.5
4.0
4.0
Max
17.5
15.0
9.5
7.5
15.0
11.5
ns
ns
ns
74F
T
A
, V
CC
=
Com
C
L
=
50 pF
Units
3
www.fairchildsemi.com
74F583
Physical Dimensions
inches (millimeters) unless otherwise noted
16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M16B
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N16E
www.fairchildsemi.com
4
74F583 4-Bit BCD Adder
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component in any component of a life support
1. Life support devices or systems are devices or systems
device or system whose failure to perform can be rea-
which, (a) are intended for surgical implant into the
sonably expected to cause the failure of the life support
body, or (b) support or sustain life, and (c) whose failure
device or system, or to affect its safety or effectiveness.
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
www.fairchildsemi.com
user.
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
