Philips Semiconductors FAST Products
Product specification
Dual 4-input NAND buffer
74F40
TYPE
TYPICAL
PROPAGATION
DELAY
3.5ns
TYPICAL
SUPPLY CURRENT
(TOTAL)
6mA
PIN CONFIGURATION
D0a
D0b
NC
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
D1d
D1c
NC
D1b
D1a
Q1
74F40
ORDERING INFORMATION
DESCRIPTION
14-pin plastic DIP
14-pin plastic SO
COMMERCIAL RANGE
V
CC
= 5V
±10%,
T
amb
= 0°C to +70°C
N74F40N
N74F40D
D0c
D0d
Q0
GND
SF00065
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
Dna, Dnb, Dnc, Dnd
Q0, Q1
Data inputs
Data outputs
DESCRIPTION
74F (U.L.) HIGH/LOW
1.0/2.0
750/106.7
LOAD VALUE HIGH/LOW
20µA/1.2mA
15mA/64mA
NOTE:
One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.
LOGIC DIAGRAM
D0a
D0b
D0c
D0d
1
2
6
4
5
Q0
FUNCTION TABLE
INPUTS
Dna
L
X
X
X
Dnb
X
L
X
X
Dnc
X
X
L
X
H
Dnd
X
X
X
X
H
OUTPUT
Qn
H
H
H
H
L
D1a
D1b
D1c
D1d
V
CC
= Pin 14
GND = Pin 7
NC = Pin 3, 11
9
10
8
12
13
Q1
H
H
NOTES:
1. H = High voltage level
2. L = Low voltage level
3. X = Don’t care
SF00081
LOGIC SYMBOL
IEC/IEEE SYMBOL
1
&
6
1
2
4
5
9
10
12
13
2
4
D0a D0b D0c D0d D1a D1b D1c D1d
5
Q0 Q1
9
10
8
12
6
V
CC
= Pin 14
GND = Pin 7
NC = Pin 3, 11
8
13
SF00082
SF00083
April 11, 1989
1
853–0053 96314
Philips Semiconductors FAST Products
Product specification
Dual 4-input NAND buffer
74F40
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limits set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)
SYMBOL
V
CC
V
IN
I
IN
V
OUT
I
OUT
T
amb
T
stg
Supply voltage
Input voltage
Input current
Voltage applied to output in High output state
Current applied to output in Low output state
Operating free-air temperature range
Storage temperature range
PARAMETER
RATING
–0.5 to +7.0
–0.5 to +7.0
–30 to +5
–0.5 to V
CC
128
0 to +70
–65 to +150
UNIT
V
V
mA
V
mA
°C
°C
RECOMMENDED OPERATING CONDITIONS
LIMITS
SYMBOL
V
CC
V
IH
V
IL
I
IK
I
OH
I
OL
T
amb
Supply voltage
High-level input voltage
Low-level input voltage
Input clamp current
High-level output current
Low-level output current
Operating free-air temperature range
0
PARAMETER
MIN
4.5
2.0
0.8
–18
–15
64
+70
NOM
5.0
MAX
5.5
V
V
V
mA
mA
mA
°C
UNIT
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.)
SYMBOL
PARAMETER
TEST CONDITIONS
1
±10%V
CC
±5%V
CC
±10%V
CC
±5%V
CC
±10%V
CC
±5%V
CC
0.42
–0.73
LIMITS
MIN
2.5
2.7
2.0
2.0
0.55
V
0.55
–1.2
100
20
–0.6
–100
V
IN
= GND
V
IN
= 4.5V
1.75
11
–225
4.0
17
V
µA
µA
mA
mA
mA
3.4
V
TYP
2
MAX
UNIT
V
OH
High-level output voltage
V
CC
= MIN,
V
IL
= MAX,
V
IH
= MIN
V
CC
= MIN,
V
IL
= MAX,
V
IH
= MIN
I
OH
= –1mA
V
I
OH
= –15mA
V
OL
V
IK
I
I
I
IH
I
IL
I
OS
I
CC
Low-level output voltage
Input clamp voltage
Input current at maximum input voltage
High-level input current
Low-level input current
Short-circuit output current
3
Supply current (total)
I
CCH
I
CCL
I
OL
= MAX
V
CC
= MIN, I
I
= I
IK
V
CC
= MAX, V
I
= 7.0V
V
CC
= MAX, V
I
= 2.7V
V
CC
= MAX, V
I
= 0.5V
V
CC
= MAX
V
CC
= MAX
NOTES:
1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at V
CC
= 5V, T
amb
= 25°C.
3. Not more than one output should be shorted at a time. For testing I
OS
, the use of high-speed test apparatus and/or sample-and-hold
techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting
of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any
sequence of parameter tests, I
OS
tests should be performed last.
April 11, 1989
2
Philips Semiconductors FAST Products
Product specification
Dual 4-input NAND buffer
74F40
AC ELECTRICAL CHARACTERISTICS
LIMITS
SYMBOL
PARAMETER
TEST
CONDITION
V
CC
= +5.0V
T
amb
= +25°C
C
L
= 50pF, R
L
= 500Ω
MIN
t
PLH
t
PHL
Propagation delay
Dna, Dnb, Dnc, Dnd to Qn
Waveform 1
2.0
1.5
TYP
4.0
3.0
MAX
6.0
5.0
V
CC
= +5.0V
±
10%
T
amb
= 0°C to +70°C
C
L
= 50pF, R
L
= 500Ω
MIN
1.5
1.0
MAX
7.0
5.5
ns
UNIT
AC WAVEFORMS
Dna, Dnb, Dnc, Dnd
V
M
t
PHL
V
M
t
PLH
Qn
V
M
V
M
SF00069
Waveform 1. Propagation Delay for Inverting Outputs
NOTE:
For all waveforms, V
M
= 1.5V.
TEST CIRCUIT AND WAVEFORMS
V
CC
NEGATIVE
PULSE
V
IN
PULSE
GENERATOR
R
T
D.U.T.
V
OUT
90%
V
M
10%
t
THL (
t
f
)
C
L
R
L
t
w
V
M
10%
t
TLH (
t
r
)
0V
90%
AMP (V)
t
TLH (
t
r
)
90%
POSITIVE
PULSE
V
M
10%
t
w
t
THL (
t
f
)
AMP (V)
90%
V
M
10%
0V
Test Circuit for Totem-Pole Outputs
DEFINITIONS:
R
L
= Load resistor;
see AC electrical characteristics for value.
C
L
= Load capacitance includes jig and probe capacitance;
see AC electrical characteristics for value.
R
T
= Termination resistance should be equal to Z
OUT
of
pulse generators.
Input Pulse Definition
INPUT PULSE REQUIREMENTS
family
amplitude V
M
74F
3.0V
1.5V
rep. rate
1MHz
t
w
500ns
t
TLH
2.5ns
t
THL
2.5ns
SF00006
April 11, 1989
3
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
