DM74ALS74A Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear
September 1986
Revised February 2000
DM74ALS74A
Dual D Positive-Edge-Triggered Flip-Flop
with Preset and Clear
General Description
The DM74ALS74A contains two independent positive
edge-triggered flip-flops. Each flip-flop has individual D,
clock, clear and preset inputs, and also complementary Q
and Q outputs.
Information at input D is transferred to the Q output on the
positive going edge of the clock pulse. Clock triggering
occurs at a voltage level of the clock pulse and is not
directly related to the transition time of the positive going
pulse. When the clock input is at either the HIGH or LOW
level, the D input signal has no effect.
Asynchronous preset and clear inputs will set or clear Q
output respectively upon the application of low level signal.
Features
s
Switching specifications at 50 pF
s
Switching specifications guaranteed over full tempera-
ture and V
CC
range
s
Advanced oxide-isolated, ion-implanted Schottky TTL
process
s
Functionally and pin-for-pin compatible with Schottky
and LS TTL counterpart
s
Improved AC performance over LS74 at approximately
half the power
Ordering Code:
Order Number
DM74ALS74AM
DM74ALS74ASJ
DM74ALS74AN
Package Number Package Description
M14A
M14D
N14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Inputs
PR
L
H
L
H
H
H
CLR
H
L
L
H
H
H
CLK
X
X
X
↑
↑
L
D
X
X
X
H
L
X
Q
H
L
H (Note 1)
H
L
Q
0
Outputs
Q
L
H
H (Note 1)
L
H
Q
0
L
=
LOW State
H
=
HIGH State
X
=
Don't Care
↑ =
Positive Edge Transition
Q
0
=
Previous Condition of Q
Note 1:
This condition is nonstable; it will not persist when preset and clear
inputs return to their inactive (HIGH) level. The output levels in this condi-
tion are not guaranteed to meet the V
OH
specification.
© 2000 Fairchild Semiconductor Corporation
DS006109
www.fairchildsemi.com
DM74ALS74A
Absolute Maximum Ratings
(Note 2)
Supply Voltage
Input Voltage
Operating Free Air Temperature Range
Storage Temperature Range
Typical
θ
JA
N Package
M Package
87.0°C/W
117.0°C/W
7V
7V
0°C to
+70°C
−65°C
to
+150°C
Note 2:
The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Recommended Operating Conditions
Symbol
V
CC
V
IH
V
IL
I
OH
I
OL
f
CLK
t
W(CLK)
t
W
t
SU
Supply Voltage
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Current
LOW Level Output Current
Clock Frequency
Width of Clock Pulse
Pulse Width
Preset & Clear
Data Setup Time
HIGH
LOW
LOW
Data
PRE or CLR
Inactive
t
H
T
A
Data Hold Time
Free Air Operating Temperature
0
14.5
14.5
14.5
15↑ (Note 3)
10↑ (Note 3)
0↑ (Note 3)
0
70
ns
ns
°C
Parameter
Min
4.5
2
0.8
−0.4
8
34
Nom
5
Max
5.5
Units
V
V
V
mA
mA
MHz
ns
ns
ns
Note 3:
The (↑) arrow indicates the positive edge of the Clock is used for reference.
3
www.fairchildsemi.com
DM74ALS74A
Electrical Characteristics
over recommended operating free air temperature range. All typical values are measured at V
CC
=
5V, T
A
=
25°C.
Symbol
V
IK
V
OH
V
OL
I
I
I
IH
I
IL
I
O
I
CC
Parameter
Input Clamp Voltage
HIGH Level
Output Voltage
LOW Level
Output Voltage
Input Current @
Max Input Voltage
HIGH Level
Input Current
LOW Level
Input Current
Output Drive Current
Supply Current
Conditions
V
CC
=
4.5V, I
I
= −18
mA
I
OH
= −0.4
mA
V
CC
=
4.5V to 5.5V
V
CC
=
4.5V
V
IH
=
2V
V
CC
=
5.5V,
V
IH
=
7V
V
CC
=
5.5V,
V
IH
=
2.7V
V
CC
=
5.5V,
V
IL
=
0.4V
V
CC
=
5.5V, V
O
=
2.25V
V
CC
=
5.5V (Note 4)
I
OL
=
8 mA
Clock, D
Preset, Clear
Clock, D
Preset, Clear
Clock, D
Preset, Clear (Note 5)
−30
2.4
V
CC
−
2
0.35
0.5
0.1
0.2
20
40
−0.2
−0.4
−112
4
Min
Typ
Max
−1.5
Units
V
V
V
mA
µA
mA
mA
mA
Note 4:
I
CC
is measured with D, CLK and PRESET grounded, then with D, CLK and CLEAR grounded.
Note 5:
I
IL
PRE and CLR pins not guaranteed to meet specifications with both PRE and CLK LOW.
Switching Characteristics
over recommended operating free air temperature range.
Parameter
f
MAX
t
PLH
t
PHL
t
PLH
t
PHL
Conditions
V
CC
=
4.5V to 5.5V
R
L
=
500Ω
C
L
=
50 pF
Preset or Clear
Q or Q
From
To
Min
34
3
5
5
5
13
15
16
18
Max
Units
MHz
ns
ns
ns
ns
Clock
Q or Q
www.fairchildsemi.com
4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
