74ACT899 9-Bit Latchable Transceiver with Parity Generator/Checker
January 1990
Revised December 1998
74ACT899
9-Bit Latchable Transceiver with Parity
Generator/Checker
General Description
The ACT899 is a 9-bit to 9-bit parity transceiver with trans-
parent latches. The device can operate as a feed-through
transceiver or it can generate/check parity from the 8-bit
data busses in either direction. The ACT899 features inde-
pendent latch enables for the A-to-B direction and the B-to-
A direction, a select pin for ODD/EVEN parity, and sepa-
rate error signal output pins for checking parity.
Features
s
Latchable transceiver with output sink of 24 mA
s
Option to select generate parity and check or
“feed-through” data/parity in directions A-to-B or B-to-A
s
Independent latch enable for A-to-B and B-to-A
directions
s
Select pin for ODD/EVEN parity
s
ERRA and ERRB output pins for parity checking
s
Ability to simultaneously generate and check parity
s
May be used in system applications in place of the 280
s
May be used in system applications in place of the 657
and 373 (no need to change T/R to check parity)
Ordering Code:
Order Number
74ACT899QC
Package Number
V28A
Package Description
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450” Square
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
Pin Assignment for PCC
FACT™ is a trademark of Fairchild Semiconductor Corporation.
© 1999 Fairchild Semiconductor Corporation
DS010637.prf
www.fairchildsemi.com
74ACT899
Pin Descriptions
Pin Names
A
0
–A
7
B
0
–B
7
APAR, BPAR
ODD/EVEN
GBA, GAB
SEL
LEA, LEB
ERRA, ERRB
Description
A Bus Data Inputs/Data Outputs
B Bus Data Inputs/Data Outputs
A and B Bus Parity Inputs
ODD/EVEN Parity Select,
Active LOW for EVEN Parity
Output Enables for A or B Bus,
Active LOW
Select Pin for Feed-Through or Generate
Mode, LOW for Generate Mode
Latch Enables for A and B Latches,
HIGH for Transparent Mode
Error Signals for Checking Generated
Parity with Parity In, LOW if Error Occurs
Functional Description
The ACT899 has three principal modes of operation which
are outlined below. These modes apply to both the A-to-B
and B-to-A directions.
• Bus A (B) communicates to Bus B (A), parity is gener-
ated and passed on to the B (A) Bus as BPAR (APAR). If
LEB (LEA) is HIGH and the Mode Select (SEL) is LOW,
the parity generated from B[0:7] (A[0:7]) can be checked
and monitored by ERRB (ERRA).
• Bus A (B) communicates to Bus B (A) in a feed-through
mode if SEL is HIGH. Parity is still generated and
checked as ERRA and ERRB in the feed-through mode
(can be used as an interrupt to signal a data/parity bit
error to the CPU).
• Independent Latch Enables (LEA and LEB) allow other
permutations of generating/checking (see Function
Table).
Function Table
Inputs
GAB GBA SEL
H
H
H
H
L
L
X
L
L
LEA LEB
X
L
H
X
H
H
Busses A and B are 3-STATE.
Generates parity from B[0:7] based on O/E (Note 1). Generated parity
→
APAR.
Generated parity checked against BPAR and output as ERRB.
Generates parity from B[0:7] based on O/E. Generated parity
→
APAR. Generated
parity checked against BPAR and output as ERRB. Generated parity also fed back
through the A latch for generate/check as ERRA.
Generates parity from B latch data based on O/E. Generated parity
→
APAR.
Generated parity checked against latched BPAR and output as ERRB .
BPAR/B[0:7]
→
APAR/A0:7] Feed-through mode. Generated parity checked
against BPAR and output as ERRB.
BPAR/B[0:7]
→
APAR/A[0:7]
Feed-through mode. Generated parity checked against BPAR and output as ERRB.
Generated parity also fed back through the A latch for generate/check as ERRA.
L
L
H
H
L
L
H
H
L
H
Generates parity for A[0:7] based on O/E. Generated parity
→
BPAR. Generated
parity checked against APAR and output as ERRA.
Generates parity from A[0:7] based on O/E. Generated parity
→
BPAR. Generated
parity checked against APAR and output as ERRA. Generated parity also fed back
through the B latch for generate/check as ERRB.
Generates parity from A latch data based on O/E. Generated parity
→
BPAR. Gen-
erated parity checked against latched APAR and output as ERRA .
APAR/A[0:7]
→
BPAR/B[0:7]
Feed-through mode. Generated parity checked against APAR and output as ERRA.
L
H
H
H
H
APAR/A[0:7]
→
BPAR/B[0:7]
Feed-through mode. Generated parity checked against APAR and output as ERRA.
Generated parity also fed back through the B latch for generate/check as ERRB.
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
Note 1:
O/E
=
ODD/EVEN
Operation
H
H
H
L
L
L
L
H
H
X
X
H
L
H
H
L
L
H
H
L
H
L
H
X
L
www.fairchildsemi.com
2
模拟电子
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
