电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74ACT32701

产品描述16-BIT D-TYPE LATCH PULS 16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED)
文件大小155KB,共9页
制造商ST(意法半导体)
官网地址http://www.st.com/
下载文档 选型对比 全文预览

74ACT32701概述

16-BIT D-TYPE LATCH PULS 16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED)

文档预览

下载PDF文档
74ACT32701
16-BIT D-TYPE LATCH PULS 16-BIT BUS BUFFER
WITH 3-STATE OUTPUTS (NON INVERTED)
PRELIMINARY DATA
s
s
s
s
s
s
s
s
s
HIGH SPEED: t
PD
= 4.8ns (TYP.) at V
CC
= 5V
LOW POWER DISSIPATION:
I
CC
= 8µA(MAX.) at T
A
=25°C
COMPATIBLE WITH TTL OUTPUTS
V
IH
= 2V (MIN.), V
IL
= 0.8V (MAX.)
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 24mA (MIN) at V
CC
= 4.5V
BALANCED PROPAGATION DELAYS:
t
PLH
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 4.5V to 5.5V
FUNCTION COMPATIBLE WITH SERIES
16373 AND 16245 (244)
IMPROVED LATCH-UP IMMUNITY
IMPROVED ESD IMMUNITY
LFBGA96
(Top and Bottom view)
ORDER CODES
PACKAGE
LFBGA96
TRAY
74ACT32701LB
T&R
74ACT32701LBR
DESCRIPTION
The 74ACT16244 is a low voltage CMOS 16-BIT
D-TYPE LATCH and 16 BIT BUS TRANSCEIVER
with 3-STATE output non inverting fabricated with
sub-micron silicon gate and double-layer metal
wiring C
2
MOS technology.
Both functions can be used as 16 bit or dual octal
devices, so the 16 bit transceiver can be used ad 8
bit bus buffer plus 8 bit transceiver, or only 16 bit
buffer in select direction.
LOGIC DIAGRAM
This device can be used to integrate in one chip
the internal logic component required to STV0701
to work ad P.O.D. interface in Digital TV
application. It is ideal for low power and high
speed 4.5 to 5.5. applications.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them ESD immunity and transient excess voltage.
July 2003
1/9
This is preliminary information on a new product now in development are or undergoing evaluation. Details subject to change without notice.

74ACT32701相似产品对比

74ACT32701 74ACT32701LB 74ACT32701LBR
描述 16-BIT D-TYPE LATCH PULS 16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED) 16-BIT D-TYPE LATCH PULS 16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED) 16-BIT D-TYPE LATCH PULS 16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED)
是否Rohs认证 - 不符合 不符合
厂商名称 - ST(意法半导体) ST(意法半导体)
零件包装代码 - BGA BGA
包装说明 - LFBGA-96 LFBGA-96
针数 - 96 96
Reach Compliance Code - _compli _compli
控制类型 - COMMON CONTROL COMMON CONTROL
计数方向 - BIDIRECTIONAL BIDIRECTIONAL
系列 - ACT ACT
JESD-30 代码 - R-PBGA-B96 R-PBGA-B96
JESD-609代码 - e0 e0
长度 - 13.5 mm 13.5 mm
逻辑集成电路类型 - BUS DRIVER BUS DRIVER
最大I(ol) - 0.024 A 0.024 A
位数 - 16 16
功能数量 - 1 1
端口数量 - 2 2
端子数量 - 96 96
最高工作温度 - 85 °C 85 °C
最低工作温度 - -40 °C -40 °C
输出特性 - 3-STATE 3-STATE
输出极性 - TRUE TRUE
封装主体材料 - PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 - LFBGA LFBGA
封装等效代码 - BGA96,6X16,32 BGA96,6X16,32
封装形状 - RECTANGULAR RECTANGULAR
封装形式 - GRID ARRAY, LOW PROFILE, FINE PITCH GRID ARRAY, LOW PROFILE, FINE PITCH
包装方法 - TRAY TAPE AND REEL
峰值回流温度(摄氏度) - NOT SPECIFIED NOT SPECIFIED
电源 - 5 V 5 V
Prop。Delay @ Nom-Su - 8 ns 8 ns
传播延迟(tpd) - 8 ns 8 ns
认证状态 - Not Qualified Not Qualified
座面最大高度 - 1.6 mm 1.6 mm
最大供电电压 (Vsup) - 5.5 V 5.5 V
最小供电电压 (Vsup) - 4.5 V 4.5 V
标称供电电压 (Vsup) - 5 V 5 V
表面贴装 - YES YES
技术 - CMOS CMOS
温度等级 - INDUSTRIAL INDUSTRIAL
端子面层 - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
端子形式 - BALL BALL
端子节距 - 0.8 mm 0.8 mm
端子位置 - BOTTOM BOTTOM
处于峰值回流温度下的最长时间 - NOT SPECIFIED NOT SPECIFIED
翻译 - N/A N/A
宽度 - 5.5 mm 5.5 mm
Base Number Matches - 1 1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1215  2739  2175  1826  764  47  11  43  49  58 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved