74LVC3G07-Q100
Triple buffer with open-drain output
Rev. 1 — 29 January 2013
Product data sheet
1. General description
The 74LVC3G07-Q100 provides three non-inverting buffers.
The output of the device is an open-drain and can be connected to other open-drain
outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.
Input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this
device in a mixed 3.3 V and 5 V environment.
Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall
time.
This device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry disables the output, preventing the damaging backflow current through the device
when it is powered down.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from
40 C
to +85
C
and from
40 C
to +125
C
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant input/output for interfacing with 5 V logic
High noise immunity
Complies with JEDEC standard:
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8-B/JESD36 (2.7 V to 3.6 V).
24
mA output drive (V
CC
= 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0
)
NXP Semiconductors
74LVC3G07-Q100
Triple buffer with open-drain output
3. Ordering information
Table 1.
Ordering information
Package
Temperature range Name
74LVC3G07DP-Q100
40 C
to +125
C
74LVC3G07DC-Q100
40 C
to +125
C
Description
Version
TSSOP8 plastic thin shrink small outline package; 8 leads; body SOT505-2
width 3 mm; lead length 0.5 mm
VSSOP8 plastic very thin shrink small outline package; 8 leads; SOT765-1
body width 2.3 mm
Type number
4. Marking
Table 2.
Marking codes
Marking code
[1]
V07
V07
Type number
74LVC3G07DP-Q100
74LVC3G07DC-Q100
[1]
The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
1
1A
1Y
1A
1Y
1
2A
2Y
2A
2Y
Y
3A
3Y
3A
001aah762
1
3Y
001aah763
A
GND
mna591
Fig 1.
Logic symbol
Fig 2.
IEC logic symbol
Fig 3.
Logic diagram (one driver)
74LVC3G07_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 29 January 2013
2 of 14
NXP Semiconductors
74LVC3G07-Q100
Triple buffer with open-drain output
6. Pinning information
6.1 Pinning
/9&*4
$
<
$
*1'
DDD
9
&&
<
$
<
Fig 4.
Pin configuration SOT505-2 and SOT765-1
6.2 Pin description
Table 3.
Symbol
1A, 2A, 3A
GND
1Y, 2Y, 3Y
V
CC
Pin description
Pin
1, 3, 6
4
7, 5, 2
8
Description
data input
ground (0 V)
data output
supply voltage
7. Functional description
Table 4.
Input nA
L
H
[1]
Function table
[1]
Output nY
L
Z
H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.
74LVC3G07_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 29 January 2013
3 of 14
NXP Semiconductors
74LVC3G07-Q100
Triple buffer with open-drain output
8. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
V
I
I
OK
V
O
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
[3]
Parameter
supply voltage
input clamping current
input voltage
output clamping current
output voltage
output current
supply current
ground current
storage temperature
total power dissipation
Conditions
V
I
< 0 V
[1]
Min
0.5
50
0.5
50
[1]
[1][2]
Max
+6.5
-
+6.5
-
+6.5
+6.5
50
100
-
+150
250
Unit
V
mA
V
mA
V
V
mA
mA
mA
C
mW
V
O
< 0 V
Active mode
Power-down mode
V
O
= 0 V to 6.5 V
0.5
0.5
-
-
100
65
T
amb
=
40 C
to +125
C
[3]
-
The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.
When V
CC
= 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
For TSSOP8 package: above 55
C
the value of P
tot
derates linearly with 2.5 mW/K.
For VSSOP8 package: above 110
C
the value of P
tot
derates linearly with 8 mW/K.
9. Recommended operating conditions
Table 6.
Symbol
V
CC
V
I
V
O
T
amb
t/V
Operating conditions
Parameter
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CC
= 1.65 V to 2.7 V
V
CC
= 2.7 V to 5.5 V
Active mode
Power-down mode; V
CC
= 0 V
Conditions
Min
1.65
0
0
0
40
-
-
Max
5.5
5.5
5.5
5.5
+125
20
10
Unit
V
V
V
V
C
ns/V
ns/V
74LVC3G07_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 29 January 2013
4 of 14
NXP Semiconductors
74LVC3G07-Q100
Triple buffer with open-drain output
10. Static characteristics
Table 7.
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol
V
IH
Parameter
HIGH-level input
voltage
Conditions
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
IL
LOW-level input
voltage
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
OL
LOW-level output
voltage
V
I
= V
IH
or V
IL
I
O
= 100
A;
V
CC
= 1.65 V to 5.5 V
I
O
= 4 mA; V
CC
= 1.65 V
I
O
= 8 mA; V
CC
= 2.3 V
I
O
= 12 mA; V
CC
= 2.7 V
I
O
= 24 mA; V
CC
= 3.0 V
I
O
= 32 mA; V
CC
= 4.5 V
I
I
I
OZ
I
OFF
I
CC
I
CC
C
I
input leakage current
OFF-state output
current
power-off leakage
current
supply current
additional supply
current
input capacitance
V
I
= 5.5 V or GND;
V
CC
= 0 V to 5.5 V
V
I
= V
IH
or V
IL
; V
O
= V
CC
or GND;
V
CC
= 5.5 V
V
I
or V
O
= 5.5 V; V
CC
= 0 V
V
I
= 5.5 V or GND; I
O
= 0 A;
V
CC
= 1.65 V to 5.5 V
per pin; V
CC
= 2.3 V to 5.5 V;
V
I
= V
CC
0.6 V; I
O
= 0 A
[2]
[2]
Min
Typ
Max
-
-
-
-
0.7
0.8
0.3
V
CC
0.1
0.45
0.3
0.4
0.55
0.55
5
10
10
10
500
-
Unit
V
V
V
V
V
V
V
V
V
V
V
V
V
A
A
A
A
A
pF
T
amb
=
40 C
to +85
C
[1]
0.65
V
CC
-
1.7
2.0
0.7
V
CC
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1
0.1
0.1
0.1
5
2.5
0.35
V
CC
V
74LVC3G07_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 1 — 29 January 2013
5 of 14
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
