UC1707
UC2707
UC3707
Dual Channel Power Driver
FEATURES
•
Two independent Drivers
•
1.5A Totem Pole Outputs
•
Inverting and Non-Inverting Inputs
•
40ns Rise and Fall into 1000pF
•
High-Speed, Power MOSFET
Compatible
•
Low Cross-Conduction Current Spike
•
Analog Shutdown with Optional Latch
•
Low Quiescent Current
•
5V to 40V Operation
•
Thermal Shutdown Protection
•
16-Pin Dual-In-Line Package
•
20-Pin PLCC and CLCC Package
DESCRIPTION
The UC1707 family of power drivers is made with a high-speed Schottky
process to interface between low-level control functions and high-power
switching devices - particularly power MOSFETs. These devices contain
two independent channels, each of which can be activated by either a high
or low input logic level signal. Each output can source or sink up to 1.5A as
long as power dissipation limits are not exceeded.
Although each output can be activated independently with its own inputs, it
can be forced low in common through the action either of a digital high sig-
nal at the Shutdown terminal or a differential low-level analog signal. The
Shutdown command from either source can either be latching or not, de-
pending on the status of the Latch Disable pin.
Supply voltage for both VIN and VC can independently range from 5V to
40V.
These devices are available in two-watt plastic "bat-wing" DIP for operation
over a 0°C to 70°C temperature range and, with reduced power, in a her-
metically sealed cerdip for –55°C to +125°C operation. Also available in
surface mount DW, Q, L packages.
TRUTH TABLE (Each Channel)
INV.
H
L
H
L
N.I.
H
H
L
L
OUT
L
H
L
L
OUT = INV and N.I.
OUT = INV or N.I.
BLOCK DIAGRAM
03/99
UC1707
UC2707
UC3707
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VIN, N/J-Pkg . . . . . . . . . . . . . . . . . . . . . . . 40V
Collector Supply Voltage, VC, N/J-Pkg . . . . . . . . . . . . . . . 40V
Output Current (Each Output, Source or Sink) Steady-State,
N/J-Pkg. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±500mA
Peak Transient
N-Pkg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±1.5A
J-Pkg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±1.0A
Capacitive Discharge Energy
N-Pkg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20mJ
J-Pkg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15mJ
Digital Inputs (See Note), N/J-Pkg . . . . . . . . . . . . . . . . . . . 5.5V
Analog Stop Inputs, N/J-Pkg . . . . . . . . . . . . . . . . . . . . . . . . VIN
Power Dissipation at T
A
= 25°C (See Note)
N-Pkg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2W
J-Pkg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1W
Power Dissipation at T (Leads/Case) = 25°C (See Note)
N-Pkg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5W
J-Pkg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2W
Operating Temperature Range . . . . . . . . . . . . –55°C to +125°C
Storage Temperature Range . . . . . . . . . . . . . –65°C to +150°C
Lead Temperature (Soldering, 10 Seconds) . . . . . . . . . . 300°C
CONNECTION DIAGRAMS
DIL-16, SOIC-16 (TOP VIEW)
J or N Package,
Note: All four ground pins must be connected to a common
ground.
Note: All voltages are with respect to the four ground pins
which must be connected together. All currents are positive
into, negative out of the specified terminal. Digital Drive can ex-
ceed 5.5V if input current is limited to 10mA. Consult Pack-
aging section of Databook for thermal limitations and
considerations of package.
PLCC-20, LCC-20 (TOP VIEW)
Q, L Packages
N/C
INPUT B INV.
INPUT B I.N.
3
LATCH DISABLE
GROUND
N/C
GROUND
OUTPUT A
SHUTDOWN
VC
4
5
6
7
8
9
10 11 12 13
ANALOG STOP INV.
ANALOG STOP NON INV.
N/C
2
1
20 19
18
17
16
15
14
VIN
GROUND
N/C
GROUND
OUTPUT B
INPUT A INV.
INPUT A NON INV.
2
UC1707
UC2707
UC3707
ELECTRICAL CHARACTERISTICS:
Unless otherwise stated, these specifications apply for T
A
= –55°C to +125°C for
the UC1707, –25°C to +85°C for the UC2707 and 0°C to +70°C for the UC3707; V
IN
= V
C
= 20V. T
A
= T
J
.
PARAMETERS
TEST CONDITIONS
MIN TYP MAX UNITS
V
IN
Supply Current
V
IN
= 40V
12
15
mA
V
C
= 40V, Outputs Low
5.2
7.5
mA
V
C
Supply Current
V
IN
=0, VC =30V, No Load
.05
0.1
mA
V
C
Leakage Current
Digital Input Low Level
0.8
V
Digital Input High Level
2.2
V
–0.06 –1.0
mA
Input Current
V
I
= 0
.05
0.1
mA
Input Leakage
V
I
= 5V
I
O
= –50mA
2.0
V
Output High Sat., V
C
-V
O
2.5
V
I
O
= –500mA
I
O
= –50mA
0.4
V
Output Low Sat., V
O
2.5
V
I
O
= –500mA
100
130
160
mV
Analog Threshold
V
CM
= 0 to 15V
–10
–20
µA
Input Bias Current
V
CM
= 0
Thermal Shutdown
155
°C
Shutdown Threshold
Pin 7 Input
0.4
1.0
2.2
V
Latch Disable Threshold
Pin 3 Input
0.8
1.2
2.2
V
TYPICAL SWITCHING CHARACTERISTICS:
V
IN
= V
C
= 20V, T
A
= 25°C. Delays measured to 10% output change.
PARAMETERS
From Inv. Input to Output
Rise Time Delay
10% to 90% Rise
Fall Time Delay
90% to 10% Fall
From N.I. Input to Output
Rise Time Delay
10% to 90% Rise
Fall Time Delay
90% to 10% Fall
V
C
Cross-Conduction
Current Spike Duration
Analog Shutdown Delay
Digital Shutdown Delay
TEST CONDITIONS
OUTPUT CL =
open
1.0
2.2
40
50
60
25
40
50
30
40
50
25
40
50
30
25
45
25
25
0
180
180
50
40
40
55
40
50
50
65
50
UNITS
nF
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Output Rise
Output Fall
Stop non-Inv. = 0V
Stop Inv. = 0 to 0.5V
2V Input on Pin 7
3
UC1707
UC2707
UC3707
SIMPLIFIED INTERNAL CIRCUITRY
The input common-mode voltage range is from ground to (VIN-3V). When not used both inputs shoul1d be grounded. Activate
time is a function of overdrive with a typical value of 180ns. Pin 7 serves both as a comparator output and as a common digital
shutdown input. A high signal here will accomplish the fastest turn off of both outputs. Note that "OFF" is defined as the outputs
low. Pulling shutdown low defeats the latch operation regardless of its status.
Figure 1. Typical digital input gate.
The input zener may be used to clamp input signal voltages
higher than 5V as long as the zener current is limited to
10mA max. External pull-up resistors are not required.
The Shutdown latch is disabled when pin 3 is open. An im-
pedance of 4k or less from pin 3 to ground will allow a shut-
down signal to set the latch which can then be reset by
either recycling the VIN supply or by momentarily (>200ns)
raising pin 3 high.
Figure 2. Typical digital input gate.
Figure 3. Latch disable.
4
UC1707
UC2707
UC3707
SIMPLIFIED INTERNAL CIRCUITRY (cont.)
Figure 4. Transformer coupled push-pull MOSFET drive circuit.
The Analog shutdown can give pulse-by-pulse current limiting with a reset pulse from the clock output of the UC1524. R1C1 is
used to filter leading edge spikes.
Figure 5. Current limiting.
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
