电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962-0423501KXA

产品描述Synchro or Resolver to Digital Converter, CMOS, CQFP52, 0.956 X 0.956 INCH, 0.100 INCH HEIGHT, HERMETIC SEALED, CERAMIC, QFP-52
产品类别模拟混合信号IC    转换器   
文件大小260KB,共23页
制造商Cobham PLC
下载文档 详细参数 全文预览

5962-0423501KXA概述

Synchro or Resolver to Digital Converter, CMOS, CQFP52, 0.956 X 0.956 INCH, 0.100 INCH HEIGHT, HERMETIC SEALED, CERAMIC, QFP-52

5962-0423501KXA规格参数

参数名称属性值
厂商名称Cobham PLC
包装说明0.956 X 0.956 INCH, 0.100 INCH HEIGHT, HERMETIC SEALED, CERAMIC, QFP-52
Reach Compliance Codeunknown
ECCN代码EAR99
最大模拟输入电压1.5 V
最大角精度5 arc min
转换器类型SYNCHRO OR RESOLVER TO DIGITAL CONVERTER
JESD-30 代码S-CQFP-F52
JESD-609代码e0
长度24.282 mm
位数16
功能数量1
端子数量52
最高工作温度125 °C
最低工作温度-55 °C
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码QFF
封装形状SQUARE
封装形式FLATPACK
认证状态Not Qualified
筛选级别MIL-PRF-38534 Class K
座面最大高度2.54 mm
信号/输出频率30000 Hz
最大供电电压5.5 V
最小供电电压4.5 V
标称供电电压5 V
表面贴装YES
技术CMOS
温度等级MILITARY
端子面层TIN LEAD
端子形式FLAT
端子节距1.27 mm
端子位置QUAD
最大跟踪速率16 rps
宽度24.282 mm
Base Number Matches1

文档预览

下载PDF文档
Standard Products
ACT5028B 16-Bit Monolithic Tracking
Rad Tolerant Resolver-To-Digital Converter
www.aeroflex.com/RDC
September 30, 2008
FEATURES
Radiation performance
- Total Dose: 1Mrad (Si)
- SEL Immune: >100MeV-cm
2
/mg
+5VDC power only
Programmable: By using a few non critical external resistors and capacitors
- Resolution: 10, 12, 14 or 16 bit resolution
- Bandwidth
- Tracking rate
Low power: +5V @ 20 mA typ
45 to 30,000 Hz carrier frequency range
Accuracy to 5.3 Arc Minutes
Differential instrument amplifiers resolver input
-55° to +125°C Operating Temperature
Digital interface logic voltage of 3.3V to 5V
Packaging – Hermetic
- 52 Pin Ceramic QUAD flat package (CQFP), .956" SQ x .10"Ht max
- Weight: 5.0g max
Evaluation board available for test and evaluation. See Aeroflex Application note AN5028-1
Standard Microcircuit Drawing (SMD): 5962-0423501/02
NOTE: Aeroflex Plainview does not currently have a DSCC Certified Radiation Hardened Assurance Program
APPLICATIONS
This single chip Resolver-to-Digital Converter (RDC) is used in shaft angle control systems, and is suitable for space
or other radiation environments that require >1MRad (Si) total dose tolerance. The part is latchup free in heavy ion
environments (e.g., geosynchronous orbits) and is estimated to experience SEU induced errors of less than 15
minutes of arc at a rate of 1 per device per 2 years when operating dynamically.
THEORY OF OPERATION
The ACT5028B converter is a single CMOS Type II tracking resolver to digital converter monolithic chip. It is
implemented using precision analog circuitry and digital logic. For flexibility, the converter bandwidth, dynamics
and velocity scaling are externally set with passive components. Refer to Figure 1, ACT5028B Block Diagram.
The converter is powered from +5VDC. Analog signals are referenced to signal ground, which is nominally V
CC
/2.
The converter consists of three main sections; the Analog Control Transformer (CT), the Analog Error Processor
(EP) and the Digital Logic Interface.
The CT has two analog resolver inputs (Sin and Cos) that are buffered by high impedance input instrumentation type
amplifiers and the 16 bit digital word which represents the output digital angle. The CT performs the ratiometric
trigonometric computation of:
SIN(A) sin(wt) COS(B) – COS(A) sin(wt) SIN(B) = SIN(A-B) sin(wt)
Utilizing amplifiers, switches, logic and resistors in precision ratios. “A” represents the resolver angle, “B“
represents the digital angle and sin(wt) represents the resolver reference carrier frequency.
The Error Processor is configured as a critically damped Type II loop. The AC error, SIN (A-B) sin (wt) is full wave
demodulated using the reference squared off as its drive. This DC error is integrated in an analog integrator yielding
a velocity voltage which in turn drives a Voltage Controlled Oscillator (VCO). This VCO is an incremental integrator
(constant voltage input to position rate output) which, together with the velocity integrator, forms a Type II loop. A
lead is inserted to stabilize the loop and a lag is inserted at a higher frequency to attenuate the carrier frequency
ripple. The error processor drives the 16 bit digital output until it nulls out. Then angle “A” = “B”. The digital output
equals angle input to the accuracy of the precision control transformer. The various error processor settings are done
with external resistors and capacitors so that the converter loop dynamics can be easily controlled by the user.
The digital logic interface has a separate power line, VL
I
/
O
that sets the interface logic 1 level. It can be set anywhere
from +3V to the +5V power supply.
SCD5028-1 Rev J

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1462  1747  1473  2420  1255  49  15  40  28  30 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved