电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962F9672101VXC

产品描述ACT SERIES, 16-BIT ERROR DETECT AND CORRECT CKT, CDIP28, SIDE BRAZED, CERAMIC, DIP-28
产品类别逻辑    逻辑   
文件大小491KB,共4页
制造商Intersil ( Renesas )
官网地址http://www.intersil.com/cda/home/
下载文档 选型对比 全文预览

5962F9672101VXC概述

ACT SERIES, 16-BIT ERROR DETECT AND CORRECT CKT, CDIP28, SIDE BRAZED, CERAMIC, DIP-28

文档预览

下载PDF文档
ACTS630MS
January 1996
Radiation Hardened EDAC
(Error Detection and Correction)
Pinouts
28 PIN CERAMIC DUAL-IN-LINE, MIL-STD-1835
DESIGNATOR CDIP-T28, LEAD FINISH C
TOP VIEW
DEF 1
DB0 2
DB1 3
DB2 4
DB3 5
DB4 6
DB5 7
DB6 8
DB7 9
DB8 10
DB9 11
DB10 12
DB11 13
GND 14
28 VCC
27 SEF
26 S1
25 S0
24 CB0
23 CB1
22 CB2
21 CB3
20 CB4
19 CB5
18 DB15
17 DB14
16 DB13
15 DB12
Features
• Devices QML Qualified in Accordance with MIL-PRF-38535
• Detailed Electrical and Screening Requirements are Contained in
SMD# 5962-96721 and Intersil’s QM Plan
• 1.25 Micron Radiation Hardened SOS CMOS
• Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)
• Single Event Upset (SEU) Immunity: <1 x 10
-10
Errors/Bit/Day
(Typ)
• SEU LET Threshold . . . . . . . . . . . . . . . . . . . . . . . >100
• Dose Rate Upset . . . . . . . . . . . . . . . . >10
• Latch-Up Free Under Any Conditions
• Military Temperature Range . . . . . . . . . . . . . . . . . . -55
o
C to +125
o
C
• Significant Power Reduction Compared to ALSTTL Logic
• DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V
• Input Logic Levels
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current
1µA at VOL, VOH
• Fast Propagation Delay . . . . . . . . . . . . . . . . 37ns (Max), 24ns (Typ)
11
MEV-cm
2
/mg
RAD (Si)/s, 20ns Pulse
• Dose Rate Survivability . . . . . . . . . . . >10
12
RAD (Si)/s, 20ns Pulse
Description
The Intersil ACTS630MS is a Radiation Hardened 16-bit parallel error
detection and correction circuit. It uses a modified Hamming code to
generate a 6-bit check word from each 16-bit data word. The check word
is stored with the data word during a memory write cycle; during a
memory read cycle a 22-bit word is taken form memory and checked for
errors. Single bit errors in the data words are flagged and corrected. Sin-
gle bit errors in check words are flagged but not corrected. The position
of the incorrect bit is pinpointed, in both cases, by the 6-bit error
syndrome code which is output during the error correction cycle.
The ACTS630MS utilizes advanced CMOS/SOS technology to achieve
high-speed operation. This device is a member of a radiation hardened,
high-speed, CMOS/SOS Logic Family.
The ACTS630MS is supplied in a 28 lead Ceramic Flatpack (K suffix) or
a 28 Lead Ceramic Dual-In-Line Package (D suffix).
28 PIN CERAMIC FLATPACK, MIL-STD-1835
DESIGNATOR CDFP3-F28, LEAD FINISH C
TOP VIEW
DEF
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
DB8
DB9
DB10
DB11
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VCC
SEF
S1
S0
CB0
CB1
CB2
CB3
CB4
CB5
DB15
DB14
DB13
DB12
Ordering Information
PART NUMBER
5962F9672101VXC
5962F9672101VYC
ACTS630D/Sample
ACTS630K/Sample
ACTS630HMSR
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
25
o
C
25
o
C
25
o
C
SCREENING LEVEL
MIL-PRF-38535 Class V
MIL-PRF-38535 Class V
Sample
Sample
Die
PACKAGE
28 Lead SBDIP
28 Lead Ceramic Flatpack
28 Lead SBDIP
28 Lead Ceramic Flatpack
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999
Spec Number
File Number
1
518786
3204.1

5962F9672101VXC相似产品对比

5962F9672101VXC 5962F9672101VYC ACTS630D ACTS630K ACTS630HMSR ACTS630MS
描述 ACT SERIES, 16-BIT ERROR DETECT AND CORRECT CKT, CDIP28, SIDE BRAZED, CERAMIC, DIP-28 ACT SERIES, 16-BIT ERROR DETECT AND CORRECT CKT, CDFP28 ACT SERIES, 16-BIT ERROR DETECT AND CORRECT CKT, CDFP28 ACT SERIES, 16-BIT ERROR DETECT AND CORRECT CKT, CDFP28 ACT SERIES, 16-BIT ERROR DETECT AND CORRECT CKT, UUC28, DIE-28 ACT SERIES, 16-BIT ERROR DETECT AND CORRECT CKT, CDFP28
AD软件自带的元件库不见了怎么找回来?
哪位大神教我一下谢谢.新手上路求老师带一带谢谢!386751 ...
sblfqlfq PCB设计
CPU对存储器的读写
CPU对存储器的读写 计算机中专门有连接CPU和其他芯片的导线,通常称为总线。总线从物理上来讲,是一根根导线的集合。 根据传送信息的不同,总线从逻辑上分为三类。 地址总线、控制总线、 ......
灞波儿奔 DSP 与 ARM 处理器
TI C2000 LaunchPad使用官方例程编译调试的方法示图
488551488552488553488554488555488555488556488557488558488559 ...
Jacktang 微控制器 MCU
【MSP430趣谈】MSP430第一讲
本帖最后由 qiushenghua 于 2015-11-20 13:44 编辑 MSP430教程之一现在市面上属于单片机的有很多很多了,包括基础一点的51单片机,他出现的比较早,相对而言资料也稍微丰富一点。430也作为一 ......
michael_llh 微控制器 MCU
请问有谁知道AD软件怎么给元件添加3D模型吗?
:surrender:请问有谁知道AD软件怎么给元件添加3D模型吗?我想给板子弄个3D视图,但是不知道怎么添加 ...
ohahaha PCB设计
音频功率放大器设计手册
本帖最后由 qwqwqw2088 于 2016-1-22 08:14 编辑 音频功率放大器设计手册 228297228298228299228300 音频功率放大器设计手册 ...
qwqwqw2088 模拟与混合信号

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 205  165  976  2605  2818  30  40  15  38  32 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved