电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IS61SP12836-133TQ

产品描述Standard SRAM, 128KX36, 4ns, CMOS, PQFP100,
产品类别存储    存储   
文件大小471KB,共14页
制造商Integrated Circuit Solution Inc
下载文档 详细参数 选型对比 全文预览

IS61SP12836-133TQ概述

Standard SRAM, 128KX36, 4ns, CMOS, PQFP100,

IS61SP12836-133TQ规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称Integrated Circuit Solution Inc
包装说明QFP, QFP100,.63X.87
Reach Compliance Codeunknown
最长访问时间4 ns
最大时钟频率 (fCLK)133 MHz
I/O 类型COMMON
JESD-30 代码R-PQFP-G100
JESD-609代码e0
内存密度4718592 bit
内存集成电路类型STANDARD SRAM
内存宽度36
端子数量100
字数131072 words
字数代码128000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织128KX36
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码QFP
封装等效代码QFP100,.63X.87
封装形状RECTANGULAR
封装形式FLATPACK
并行/串行PARALLEL
电源3.3 V
认证状态Not Qualified
最大待机电流0.005 A
最大压摆率0.21 mA
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Tin/Lead (Sn/Pb)
端子形式GULL WING
端子节距0.635 mm
端子位置QUAD
Base Number Matches1

文档预览

下载PDF文档
IS61SP12836
128K x 36 SYNCHRONOUS
PIPELINED STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Pentium™ or linear burst sequence control
using MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• JEDEC 100-pin LQFP and
119-pin PBGA package
• Single +3.3V, +10%, –5% power supply
• Power-down snooze mode
DESCRIPTION
The
ICSI
IS61SP12836 is a high-speed, low-power synchro-
nous static RAM designed to provide a burstable, high-perfor-
mance, secondary cache for the i486™, Pentium™, 680X0™,
and PowerPC™ microprocessors. It is organized as 131,072
words by 36 bits, fabricated with
ICSI
's advanced CMOS
technology. The device integrates a 2-bit burst counter, high-
speed SRAM core, and high-drive capability outputs into a
single monolithic circuit. All synchronous inputs pass through
registers controlled by a positive-edge-triggered single clock
input.
Write cycles are internally self-timed and are initiated by the
rising edge of the clock input. Write cycles can be from one to
four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQa,
BW2
controls DQb,
BW3
controls DQc,
BW4
controls DQd, conditioned by
BWE
being LOW. A LOW
on
GW
input would cause all bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller) input
pins. Subsequent burst addresses can be generated internally
by the IS61SP12836 and controlled by the
ADV
(burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW. Interleave
burst is achieved when this pin is tied HIGH or left floating.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frenquency
-166
3.5
6
166
-150
3.8
6.7
150
-133
4
7.5
133
-117
4
8.5
117
-5
5
10
100
Units
ns
ns
MHz
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors
which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.
Integrated Circuit Solution Inc.
SSR012-0B
1

IS61SP12836-133TQ相似产品对比

IS61SP12836-133TQ IS61SP12836-150TQ IS61SP12836-117TQ IS61SP12836-5TQ IS61SP12836-150B IS61SP12836-117B IS61SP12836-166B IS61SP12836-166TQ
描述 Standard SRAM, 128KX36, 4ns, CMOS, PQFP100, Standard SRAM, 128KX36, 3.8ns, CMOS, PQFP100, Standard SRAM, 128KX36, 4ns, CMOS, PQFP100, Standard SRAM, 128KX36, 5ns, CMOS, PQFP100, Standard SRAM, 128KX36, 3.8ns, CMOS, PBGA119, Standard SRAM, 128KX36, 4ns, CMOS, PBGA119, Standard SRAM, 128KX36, 3.5ns, CMOS, PBGA119, Standard SRAM, 128KX36, 3.5ns, CMOS, PQFP100,
是否Rohs认证 不符合 不符合 不符合 不符合 不符合 不符合 不符合 不符合
包装说明 QFP, QFP100,.63X.87 QFP, QFP100,.63X.87 QFP, QFP100,.63X.87 QFP, QFP100,.63X.87 BGA, BGA119,7X17,50 BGA, BGA119,7X17,50 BGA, BGA119,7X17,50 QFP, QFP100,.63X.87
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown
最长访问时间 4 ns 3.8 ns 4 ns 5 ns 3.8 ns 4 ns 3.5 ns 3.5 ns
最大时钟频率 (fCLK) 133 MHz 150 MHz 117 MHz 100 MHz 150 MHz 117 MHz 166 MHz 166 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 代码 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 R-PBGA-B119 R-PBGA-B119 R-PBGA-B119 R-PQFP-G100
JESD-609代码 e0 e0 e0 e0 e0 e0 e0 e0
内存密度 4718592 bit 4718592 bit 4718592 bit 4718592 bit 4718592 bit 4718592 bit 4718592 bit 4718592 bit
内存集成电路类型 STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM
内存宽度 36 36 36 36 36 36 36 36
端子数量 100 100 100 100 119 119 119 100
字数 131072 words 131072 words 131072 words 131072 words 131072 words 131072 words 131072 words 131072 words
字数代码 128000 128000 128000 128000 128000 128000 128000 128000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 128KX36 128KX36 128KX36 128KX36 128KX36 128KX36 128KX36 128KX36
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 QFP QFP QFP QFP BGA BGA BGA QFP
封装等效代码 QFP100,.63X.87 QFP100,.63X.87 QFP100,.63X.87 QFP100,.63X.87 BGA119,7X17,50 BGA119,7X17,50 BGA119,7X17,50 QFP100,.63X.87
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 FLATPACK FLATPACK FLATPACK FLATPACK GRID ARRAY GRID ARRAY GRID ARRAY FLATPACK
并行/串行 PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
电源 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
最大待机电流 0.005 A 0.005 A 0.005 A 0.005 A 0.005 A 0.005 A 0.005 A 0.005 A
最大压摆率 0.21 mA 0.22 mA 0.205 mA 0.2 mA 0.22 mA 0.205 mA 0.23 mA 0.23 mA
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子面层 Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
端子形式 GULL WING GULL WING GULL WING GULL WING BALL BALL BALL GULL WING
端子节距 0.635 mm 0.635 mm 0.635 mm 0.635 mm 1.27 mm 1.27 mm 1.27 mm 0.635 mm
端子位置 QUAD QUAD QUAD QUAD BOTTOM BOTTOM BOTTOM QUAD
厂商名称 Integrated Circuit Solution Inc - - Integrated Circuit Solution Inc Integrated Circuit Solution Inc Integrated Circuit Solution Inc Integrated Circuit Solution Inc Integrated Circuit Solution Inc
【转帖】MOS管驱动电路的总结
一、MOS管驱动电路综述在使用MOS管设计开关电源或者马达驱动电路的时候,大部分人都会考虑MOS的导通电阻,最大电压等,最大电流等,也有很多人仅仅考虑这些因素。这样的电路也许是可以工作的, ......
皇华Ameya360 电源技术
有用过cy7c68013a的请进
我在cy7c68013a这个芯片的固件程序fx2_ata的基础上添加了一些自己的代码,这个代码就是为了实现计算机对usb的i/o口的控制。我把固件程序下载到芯片中后,通过cypress公司给的 GPD 中的ioctl控制 ......
suo618 嵌入式系统
贵司上 AutoSar了吗
本帖最后由 5525 于 2016-6-15 22:17 编辑 汽车ECU的操作系统,这几年流行上 Autosar, 说上了这个好处多多, 有用过的朋友吗,感觉怎么样啊。 ...
5525 汽车电子
第五代WIFI技术 -- 白皮书
315018 315019 ...
dontium 无线连接
求做个使用差分芯片的功率放大器
本帖最后由 paulhyde 于 2014-9-15 03:20 编辑 20米外声音不失真的传输。不使用调制解调 ...
zhuli_num1 电子竞赛
怎样利用光电二极管代替红外一体化接收器?
我们一般红外通讯采用的都是红外发射管发送信号,利用一体化接收器接收信号,这种做法是常见的方法,可在低功耗设计中,要实现时时通讯就只能使红外接收器长期供电工作,可红外接收器有一定的 ......
wb1985432 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 685  2121  2192  2051  695  15  41  58  8  1 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved