MATRA MHS
HM 65790
16 K
×
4 High Speed CMOS SRAM Separate I/O
Introduction
The HM 65790 is a high speed CMOS static RAM
organized as 16384
×
4 bits. It is manufactured using
MHS’s high performance CMOS technology.
Access times as fast as 15 ns are available with maximum
power consumption of only 633 mW.
The HM 65790 features fully static operation requiring no
external clocks or timing strobes. The automatic
power-down feature reduces the power consumption by
85 % when the circuit is deselected.
Easy memory expansion is provided by two active low
chip select (CS1, CS2), an active low output enable (OE)
and three state drivers.
All inputs and outputs of the HM 65790 are TTL
compatible and operate from single 5 V supply thus
simplifying system design.
The HM 65790 is 100 % processed following the test
methods of MIL STD 883 and/or ESA/SCC 9000, making
it ideally suitable for military/space applications that
demand superior levels of performance and reliability.
Features
D
Fast access time
Commercial : 15/20/25/35/45 ns (max)
Military : 20/25/35/45 ns (max)
D
Low power consumption
Active : 267 mW (typ)
Standby : 75 mW (typ)
D
Wide temperature range :
–55°C to + 125°C
D
D
D
D
300 mils width package
TTL compatible inputs and outputs
Asynchronous
Capable of withstanding greater than 2000 V electrostatic
discharge
D
Single 5 volt supply
D
Separate inputs/outputs
D
Output enable
Interface
Block Diagram
I
0
I
1
I
2
INPUT BUFFER
I
3
ROW DECODER
A
0
A
1
A
2
A
3
A
4
A
5
A
6
SENSE AMPS
O
0
O
1
O
2
O
3
256
×
256
ARRAY
COLUMN DECODER
POWER
DOWN
CE
1
CE
2
W
OE
A
8
A
9
A
10
A
11
A
12
A
13
Rev. C (20/12/94)
1
HM 65790
Pin Configuration
Plastic 300 mils, 28 pins, DIL
Ceramic 300 mils, 28 pins, DIL
SOIC 300 mils, 28 pins
A5
A6
A7
A8
A9
A10
A11
A12
A13
IO
I1
CS1
OE
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
17
17
16
15
VCC
A4
A3
A2
A1
A0
I3
I2
O3
O2
O1
O0
W
CS2
MATRA MHS
Pinout DIL 28 pins (top view)
Logic Symbol
VCC
CS1
CS2
OE
W
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
GND
Pin Names
A0–A13: Address inputs
I0–I3
I0
I1
I2
I3
CS1–CS2
OE
W
GND
: Chip Select
: Output enable
: Write enable
: Ground
: Inputs
: Outputs
: Power
O0–O3
VCC
Truth Table
O0
O1
O2
O3
CS
H
L
L
OE
X
L
X
W
X
H
L
DATA–IN
Z
Z
Valid
DATA–OUT
Z
Valid
Z
MODE
Deselect
Read
Write
L = Low – H = High, X = H or L, Z = High impedance.
2
Rev. C (20/12/94)
MATRA MHS
HM 65790
Electrical Characteristics
Absolute Maximum Ratings
Supply voltage to GND potential : . . . . . . . . . . . . . . . –0.5 V to +7.0 V
DC input voltage : . . . . . . . . . . . . . . . . . . . . . . . . . . . –3.0 V to +7.0 V
DC output voltage in high Z state : . . . . . . . . . . . . . . –0.5 V to +7.0 V
Storage temperature : . . . . . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Output current into outputs (low) : . . . . . . . . . . . . . . . . . . . . . . . 20 mA
Electro Static Discharge Voltage . . . . . . . . . . . . . . . . . . . . . . > 2001 V
(MIL STD 883C METHOD 3015-2)
Operating Range
OPERATING VOLTAGE
Military
Commercial
(– 2)
(– 5)
5 V
±
10 %
5 V
±
10 %
OPERATING TEMPERATURE
– 55_C to + 125_C
0_C to + 70_C
Recommended DC Operating Conditions
PARAMETER
Vcc
Gnd
VIL
VIH
DESCRIPTION
Supply Voltage
Ground
Input low voltage
Input high voltage
MINIMUM
4.5
0.0
– 3.0
2.2
TYPICAL
5.0
0.0
0.0
–
MAXIMUM
5.5
0.0
0.8
VCC
UNIT
V
V
V
V
Capacitance
PARAMETER
Cin
Cout
Note :
(1)
(1)
DESCRIPTION
Input capacitance
Output capacitance
MINIMUM
–
–
TYPICAL
–
–
MAXIMUM
5
7
UNIT
pF
pF
1. TA = 25°C, f = 1 MHz, Vcc = 5.0 V, these parameters are not 100 % tested.
DC Parameters
PARAMETER
IIX
IOZ
IOS
VOL
VOH
Note :
(3)
(3)
(4)
(5)
(2)
DESCRIPTION
Input leakage current
Output leakage current
Output short circuit current
Output low voltage
Output high voltage
MINIMUM
– 10.0
– 10.0
–
–
2.4
TYPICAL
–
–
–
–
–
MAXIMUM
10.0
10.0
– 350.0
0.4
–
UNIT
µA
µA
mA
V
V
2. Gnd < Vin < Vcc, Gnd < Vout < Vcc Output disabled.
3. Vcc = max, Vout = Gnd, duration of the short circuit should not exceed 30 seconds.
Not more than 1 output should be shorted at one time.
4. Vcc min, IOL = 8.0 mA.
5. Vcc min, IOH = –4.0 mA.
Rev. C (20/12/94)
3
HM 65790
Consumption for Commercial (–5) Specification
SYMBOL
ICCSB
ICCSB1
ICCOP
(6)
(7)
(8)
MATRA MHS
PARAMETER
Standby supply current
Standby supply current
Dynamic operating current
65790
E–5
20
20
115
65790
F–5
40
20
100
65790
H–5
30
20
100
65790
K–5
30
20
100
65790
M–5
30
20
100
UNIT
mA
mA
mA
VALUE
max
max
max
Consumption for Military (–2) Specification
SYMBOL
ICCSB
ICCSB1
ICCOP
Note :
(6)
(7)
(8)
PARAMETER
Standby supply current
Standby supply current
Dynamic operating current
65790
F–2
40
20
115
65790
H–2
40
20
100
65790
K–2
30
20
100
65790
M–2
30
20
100
UNIT
mA
mA
mA
VALUE
max
max
max
6. CS
≥
VIH min duty cycle = 100 %, a pull-up resistor to Vcc on the CS input is required to keep the device deselected during Vcc
power-up otherwise ICCSB will exceed values above.
7. CS = Vcc – 0.3 V Iout = 0 mA.
8. Vcc max, Output current = 0 mA, f = max, Vin = Vcc or Gnd.
* Preliminary.
AC Parameters
AC Conditions
Input pulse levels : . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Gnd to 3.0 V
Input rise : . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 ns
Input timing reference levels : . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 V
Output loading IOL/IOH
(see figure 1a and 1b)
: . . . . . . . . . . . +30 pF
AC Test Loads and Waveforms
Figure 1
a
Figure 1 b
Figure 2
4
Rev. C (20/12/94)
MATRA MHS
Write Cycle : Commercial (–5) Specification
SYMBOL
TAVAV
TAVWL
TAVWH
TDVWH
TELWH
TWLQZ
TWLWH
TWHAX
TWHDX
TWHQX
(8)
HM 65790
PARAMETER
65790
E–5
15
0
12
10
12
7
12
0
0
5
65790
F–5
20
0
15
10
15
7
15
0
0
5
65790
H–5
20
0
20
10
20
7
15
0
0
5
65790
K–5
25
0
25
15
25
10
20
0
0
5
65790
M–5
40
0
30
15
30
15
20
0
0
5
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
VALUE
min
min
min
min
min
max
min
min
min
min
Write cycle time
Address set–up time
Address valid to end of write
Data set–up time
CS low to write end
Write low to high Z
Write pulse width
Address hold from end of write
Data hold time
Write high to low Z
Write Cycle : Military (–2) Specification
SYMBOL
TAVAV
TAVWL
TAVWH
TDVWH
TELWH
TWLQZ(8)
TWLWH
TWHAX
TWHDX
TWHQ
Note :
(8)
PARAMETER
Write cycle time
Address set–up time
Address Valid to end of write
Data set–up time
CS low to write end
Write low to high Z
Write pulse width
Address hold from end of write
Data hold time
Write high to low Z
65790
F–2
20
0
15
10
15
7
15
0
0
5
65790
H–2
20
0
20
10
20
7
15
0
0
5
65790
K–2
25
0
25
15
25
10
20
0
0
5
65790
M–2
40
0
30
15
30
15
20
0
0
5
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
VALUE
min
min
min
min
min
max
min
min
min
min
8. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
Rev. C (20/12/94)
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
