Data Sheet
FEATURES
Low offset voltage: 50 μV maximum
Very low offset voltage drift: 0.3 μV/°C maximum
Low noise: 0.12 μV p-p (0.1 Hz to 10 Hz)
Excellent output drive: ±10 V at
±50
mA
Capacitive load stability: up to 1 μF
Gain range: 0.1 to 10,000
Excellent linearity: 16-bit at G = 1000
High CMR: 125 dB minimum (G = 1000)
Low bias current: 4 nA maximum
Can be configured as a precision op amp
Output-stage thermal shutdown
Available in die form
Low Noise, Precision
Instrumentation Amplifier
AMP01
Input offset voltage is very low (20 μV), which generally
eliminates the external null potentiometer. Temperature changes
have minimal effect on offset; TCV
IOS
is typically 0.15 μV/°C.
Excellent low frequency noise performance is achieved with a
minimal compromise on input protection. The bias current is
very low, less than 10 nA over the military temperature range.
High common-mode rejection of 130 dB, 16-bit linearity at a
gain of 1000, and 50 mA peak output current are achievable
simultaneously. This combination takes the instrumentation
amplifier one step further towards the ideal amplifier.
AC performance complements the superb dc specifications. The
AMP01
slews at 4.5 V/μs into capacitive loads of up to 15 nF, settles
in 50 μs to 0.01% at a gain of 1000, and boasts a healthy 26 MHz
gain bandwidth product. These features make the
AMP01
ideal
for high speed data acquisition systems.
The gain is set by the ratio of two external resistors over a range of
0.1 to 10,000. A very low gain temperature coefficient of 10 ppm/°C
is achievable over the whole gain range. Output voltage swing is
guaranteed with three load resistances: 50 Ω, 500 Ω, and 2 kΩ.
Loaded with 500 Ω, the output delivers ±13.0 V minimum. A
thermal shutdown circuit prevents destruction of the output
transistors during overload conditions.
The
AMP01
can also be configured as a high performance
operational amplifier. In many applications, the
AMP01
can be
used in place of op amp/power buffer combinations.
GENERAL DESCRIPTION
The
AMP01
1
is a monolithic instrumentation amplifier
designed for high-precision data acquisition and instrumen-
tation applications. The design combines the conventional
features of an instrumentation amplifier with a high current
output stage. The output remains stable with high capacitance
loads (1 μF), a unique ability for an instrumentation amplifier.
Consequently, the
AMP01
can amplify low level signals for
transmission through long cables without requiring an output
buffer. The output stage can be configured as a voltage or
current generator.
FUNCTIONAL BLOCK DIAGRAM
V+
V
IOS
NULL
A1
–IN
+IN
REFERENCE
R1
47.5kΩ
A2
R
S
R2
2.5kΩ
V
OOS
NULL
R4
2.5kΩ
V–
R
G
A3
R3
47.5kΩ
250Ω
250Ω
Q1
Q2
+V
OP
OUTPUT
–V
OP
SENSE
Figure 1.
1
Protected under U.S. Patents 4,471,321 and 4,503,381.
Document Feedback
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©1999–2017 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
Rev. E
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
14335-004
AMP01
TABLE OF CONTENTS
Features .............................................................................................. 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Electrical Characteristics ............................................................. 3
Dice Characteristics ..................................................................... 8
Wafer Test Limits (AMP01NBC) ............................................... 9
Absolute Maximum Ratings.......................................................... 10
Thermal Resistance .................................................................... 10
ESD Caution ................................................................................ 10
Pin Configurations and Function Descriptions ......................... 11
Typical Performance Characteristics ........................................... 13
Theory of Operation ...................................................................... 18
Data Sheet
Input and Output Offset Voltages ............................................ 18
Input Bias and Offset Currents ................................................. 18
Gain .............................................................................................. 18
Common-Mode Rejection ........................................................ 19
Active Guard Drive .................................................................... 19
Grounding ................................................................................... 19
Sense and Reference Terminals ................................................ 20
Driving 50 Ω Loads .................................................................... 21
Heatsinking ................................................................................. 22
Overvoltage Protection .............................................................. 22
Power Supply Considerations ................................................... 22
Applications Circuits...................................................................... 23
Outline Dimensions ....................................................................... 29
Ordering Guide .......................................................................... 29
REVISION HISTORY
1/2017—Rev. D to Rev. E
Updated Format .................................................................. Universal
Deleted E-28A Package ...................................................... Universal
Changed R-20 Package to RW-20 Package ...................... Universal
Deleted Pin Connections Section and Figure 1 to Figure 3;
Renumbered Sequentially................................................................ 1
Added Functional Block Diagram Section and Figure 1;
Renumbered Sequentially................................................................ 1
Changes to Figure 2 .......................................................................... 8
Changes to Table 5 ............................................................................ 9
Deleted Figure 5 ................................................................................ 9
Deleted Table 6; Renumbered Sequentially ................................ 10
Added Table 6 and Table 7; Renumbered Sequentially ............. 10
Added Pin Configurations and Function Descriptions Section,
Figure 3, and Table 8 ...................................................................... 11
Added Figure 4 and Table 9 .......................................................... 12
Changes to Input and Output Offset Voltages Section and
Gain Section .................................................................................... 18
Changes to Power Supply Considerations Section .................... 22
Added Applications Circuits Section ........................................... 29
Updated Package Drawings .......................................................... 29
Changes to Ordering Guide .......................................................... 29
12/1999—Revision 0: Initial Version
Rev. E | Page 2 of 29
Data Sheet
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
V
S
= ±15 V, R
S
= 10 kΩ, R
L
= 2 kΩ, T
A
= 25°C, unless otherwise noted.
Table 1.
Parameter
OFFSET VOLTAGE
Input Offset Voltage
Input Offset Voltage Drift
Output Offset Voltage
Output Offset Voltage Drift
Offset Referred to Input vs.
Positive Supply
Symbol
V
IOS
TCV
IOS
V
OOS
TCV
OOS
PSR
Test Conditions/Comments
T
A
= 25°C
−55°C ≤ T
A
≤ +125°C
−55°C ≤ T
A
≤ +125°C
T
A
= 25°C
−55°C ≤ T
A
≤ +125°C
R
G
= ∞
−55°C ≤ T
A
≤ +125°C
V+ = +5 V to +15 V
G = 1000
G = 100
G = 10
G=1
−55°C ≤ T
A
≤ +125°C
G = 1000
G = 100
G = 10
G=1
V− = −5 V to −15 V
G = 1000
G = 100
G = 10
G=1
−55°C ≤ T
A
≤ +125°C
G = 1000
G = 100
G = 10
G=1
V
S
= ±4.5 V to ±18 V
1
V
S
= ±4.5 V to ±18 V
1
I
B
TCI
B
I
OS
TCI
OS
T
A
= 25°C
−55°C ≤ T
A
≤ +125°C
−55°C ≤ T
A
≤ +125°C
T
A
= 25°C
−55°C ≤ T
A
≤ +125°C
−55°C ≤ T
A
≤ +125°C
120
110
95
75
120
110
95
75
AMP01A
Min
Typ
Max
20
40
0.15
1
3
20
50
80
0.3
3
6
50
AMP01
AMP01B
Min
Typ
Max
40
60
0.3
2
6
50
100
150
1.0
6
10
120
Unit
μV
μV
μV°C
mV
mV
μV/°C
130
130
110
90
130
130
110
90
110
100
90
70
110
100
90
70
120
120
100
80
120
120
100
80
dB
dB
dB
dB
dB
dB
dB
dB
Offset Referred to Input vs.
Negative Supply
PSR
105
90
70
50
105
90
70
50
125
105
85
65
125
105
85
85
±6
±100
1
4
40
0.2
0.5
3
4
10
1.0
3.0
105
90
70
50
105
90
70
50
115
95
75
60
115
95
75
60
±6
±100
2
6
50
0.5
1.0
5
6
15
2.0
6.0
dB
dB
dB
dB
dB
dB
dB
dB
mV
mV
nA
nA
pA/°C
nA
nA
pA/°C
Input Offset Voltage Trim Range
Output Offset Voltage Trim Range
INPUT CURRENT
Input Bias Current
Input Bias Current Drift
Input Offset Current
Input Offset Current Drift
Rev. E | Page 3 of 29
AMP01
Parameter
INPUT
Input Resistance
Symbol
R
IN
Test Conditions/Comments
Differential, G = 1000
Differential, G ≤ 100
Common mode, G = 1000
T
A
= 25°C
2
−55°C ≤ T
A
≤ +125°C
V
CM
= ±10 V, 1 kΩ source
imbalance
G = 1000
G = 100
G = 10
G=1
−55°C ≤ T
A
≤ +125°C
G = 1000
G = 100
G = 10
G=1
AMP01A
Min
Typ
Max
1
10
20
±10.5
±10.0
±10.5
±10.0
Data Sheet
AMP01B
Min
Typ
Max
1
10
20
Unit
GΩ
GΩ
GΩ
V
V
Input Voltage Range
Common-Mode Rejection
IVR
CMR
125
120
100
85
120
115
95
80
130
130
120
100
125
125
115
95
115
110
95
75
110
105
90
75
125
125
110
90
120
120
105
90
dB
dB
dB
dB
dB
dB
dB
dB
1
2
V
IOS
and V
OOS
nulling have minimal affect on TCV
IOS
and TCV
OOS
, respectively.
Refer to the Common-Mode Rejection section.
Rev. E | Page 4 of 29
Data Sheet
Table 2.
Parameter
OFFSET VOLTAGE
Input Offset Voltage
Input Offset Voltage Drift
Output Offset Voltage
Output Offset Voltage Drift
Offset Referred to Input vs.
Positive Supply
Symbol
V
IOS
TCV
IOS
V
OOS
TCV
OOS
PSR
Test Conditions/Comments
T
A
= 25°C
T
MIN
≤ T
A
≤ T
MAX
T
MIN
≤ T
A
≤ T
MAX1
T
A
= 25°C
T
MIN
≤ T
A
≤ T
MAX
R
G
= ∞
1
−55°C ≤ T
A
≤ +125°C
V+ = +5 V to +15 V
G = 1000
G = 100
G = 10
G=1
T
MIN
≤ T
A
≤ T
MAX
G = 1000
G = 100
G = 10
G=1
V− = −5 V to −15 V
G = 1000
G = 100
G = 10
G=1
T
MIN
≤ T
A
≤ T
MAX
G = 1000
G = 100
G = 10
G=1
V
S
= ±4.5 V to ±18 V
2
V
S
= ±4.5 V to ±18 V
2
I
B
TCI
B
I
OS
TCI
OS
T
A
= 25°C
T
MIN
≤ T
A
≤ T
MAX
T
MIN
≤ T
A
≤ T
MAX
T
A
= 25°C
T
MIN
≤ T
A
≤ T
MAX
T
MIN
≤ T
A
≤ T
MAX
120
110
95
75
120
110
95
75
AMP01E
Min
Typ
Max
20
40
0.15
1
3
20
50
80
0.3
3
6
100
AMP01
V
S
= ±15 V, R
S
= 10 kΩ, R
L
= 2 kΩ, T
A
= 25°C, −25°C ≤ T
A
≤ +85°C for E and F grades, 0°C ≤ T
A
≤ 70°C for G grade, unless otherwise noted.
AMP01F/AMP01G
Min
Typ
Max
40
60
0.3
2
6
50
100
150
1.0
6
10
120
Unit
μV
μV
μV°C
mV
mV
μV/°C
130
130
110
90
130
130
110
90
110
100
90
70
110
100
90
70
120
120
100
80
120
120
100
80
dB
dB
dB
dB
dB
dB
dB
dB
Offset Referred to Input vs.
Negative Supply
PSR
110
95
75
55
110
95
75
55
125
105
85
65
125
105
85
85
±6
±100
1
4
40
0.2
0.5
3
4
10
1.0
3.0
105
90
70
50
105
90
70
50
115
95
75
60
115
95
75
60
±6
±100
2
6
50
0.5
1.0
5
6
15
2.0
6.0
dB
dB
dB
dB
dB
dB
dB
dB
mV
mV
nA
nA
pA/°C
nA
nA
pA/°C
Input Offset Voltage Trim Range
Output Offset Voltage Trim Range
INPUT CURRENT
Input Bias Current
Input Bias Current Drift
Input Offset Current
Input Offset Current Drift
Rev. E | Page 5 of 29
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
