电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962H9652901VCA

产品描述NOR Gate, ACT Series, 3-Func, 3-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14
产品类别逻辑    逻辑   
文件大小181KB,共17页
制造商Cobham PLC
下载文档 详细参数 选型对比 全文预览

5962H9652901VCA概述

NOR Gate, ACT Series, 3-Func, 3-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14

5962H9652901VCA规格参数

参数名称属性值
包装说明DIP, DIP14,.3
Reach Compliance Codeunknown
ECCN代码3A001.A.1.A
系列ACT
JESD-30 代码R-XDIP-T14
JESD-609代码e0
长度19.43 mm
负载电容(CL)50 pF
逻辑集成电路类型NOR GATE
最大I(ol)0.008 A
功能数量3
输入次数3
端子数量14
最高工作温度125 °C
最低工作温度-55 °C
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码DIP
封装等效代码DIP14,.3
封装形状RECTANGULAR
封装形式IN-LINE
电源5 V
Prop。Delay @ Nom-Sup15 ns
传播延迟(tpd)15 ns
认证状态Qualified
施密特触发器NO
筛选级别38535V;38534K;883S
座面最大高度5.08 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术CMOS
温度等级MILITARY
端子面层TIN LEAD
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
总剂量1M Rad(Si) V
宽度7.62 mm
Base Number Matches1

文档预览

下载PDF文档
REVISIONS
LTR
A
B
DESCRIPTION
Changes in accordance with NOR 5962-R111-97. - TVN
Add limit for linear energy threshold (LET) with no latch-up in section 1.5.
Update the boilerplate to the requirements of MIL-PRF-38535. Editorial changes
throughout. - TVN
Change the title to be more correct. Update the boilerplate to the requirements
of MIL-PRF-38535. Editorial changes throughout. - jak
To correct switching waveforms input/output test limits to figure 4. Add test
equivalent circuits and footnote 4 to figure 4. Delete class M requirements
throughout.-- MAA
DATE (
YR-MO-DA
)
96-12-12
05-10-21
APPROVED
Monica L. Poelking
Thomas M. Hess
C
12-03-26
12-12-10
Thomas M. Hess
Thomas M. Hess
D
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
D
15
D
16
REV
SHEET
PREPARED BY
Thanh V. Nguyen
CHECKED BY
Thanh V. Nguyen
APPROVED BY
Monica L. Poelking
DRAWING APPROVAL DATE
96-04-05
REVISION LEVEL
AMSC N/A
SIZE
CAGE CODE
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
D
9
D
10
D
11
D
12
D
13
D
14
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS AVAILABLE
FOR USE BY ALL DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990
http://www.landandmaritime.dla.mil
MICROCIRCUIT, DIGITAL, ADVANCED CMOS,
RADIATION HARDENED, TRIPLE 3-INPUT NOR GATE,
TTL COMPATIBLE INPUTS, MONOLITHIC SILICON
D
A
SHEET
67268
1
OF
16
5962-96529
DSCC FORM 2233
APR 97
5962-E080-13

5962H9652901VCA相似产品对比

5962H9652901VCA 5962H9652901VXC 5962H9652901QCA 5962H9652901QXC 5962H9652901QCC 5962H9652901QXA 5962H9652901VCC 5962H9652901VXA
描述 NOR Gate, ACT Series, 3-Func, 3-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 NOR Gate, ACT Series, 3-Func, 3-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14 NOR Gate, ACT Series, 3-Func, 3-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 NOR Gate, ACT Series, 3-Func, 3-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14 NOR Gate, ACT Series, 3-Func, 3-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 NOR Gate, ACT Series, 3-Func, 3-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14 NOR Gate, ACT Series, 3-Func, 3-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 NOR Gate, ACT Series, 3-Func, 3-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14
包装说明 DIP, DIP14,.3 DFP, FL14,.3 DIP, DIP14,.3 DFP, FL14,.3 DIP, DIP14,.3 DFP, FL14,.3 SIDE BRAZED, CERAMIC, DIP-14 DFP, FL14,.3
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknow
ECCN代码 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A
系列 ACT ACT ACT ACT ACT ACT ACT ACT
JESD-30 代码 R-XDIP-T14 R-XDFP-F14 R-XDIP-T14 R-XDFP-F14 R-XDIP-T14 R-XDFP-F14 R-XDIP-T14 R-XDFP-F14
JESD-609代码 e0 e4 e0 e4 e4 e0 e4 e0
长度 19.43 mm 9.525 mm 19.43 mm 9.525 mm 19.43 mm 9.525 mm 19.43 mm 9.525 mm
负载电容(CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
逻辑集成电路类型 NOR GATE NOR GATE NOR GATE NOR GATE NOR GATE NOR GATE NOR GATE NOR GATE
最大I(ol) 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A
功能数量 3 3 3 3 3 3 3 3
输入次数 3 3 3 3 3 3 3 3
端子数量 14 14 14 14 14 14 14 14
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
封装主体材料 CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
封装代码 DIP DFP DIP DFP DIP DFP DIP DFP
封装等效代码 DIP14,.3 FL14,.3 DIP14,.3 FL14,.3 DIP14,.3 FL14,.3 DIP14,.3 FL14,.3
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 IN-LINE FLATPACK IN-LINE FLATPACK IN-LINE FLATPACK IN-LINE FLATPACK
电源 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
传播延迟(tpd) 15 ns 15 ns 15 ns 15 ns 15 ns 15 ns 15 ns 15 ns
认证状态 Qualified Qualified Qualified Qualified Qualified Qualified Qualified Qualified
施密特触发器 NO NO NO NO NO NO NO NO
筛选级别 38535V;38534K;883S 38535V;38534K;883S 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535V;38534K;883S 38535V;38534K;883S
座面最大高度 5.08 mm 2.921 mm 5.08 mm 2.921 mm 5.08 mm 2.921 mm 5.08 mm 2.921 mm
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
表面贴装 NO YES NO YES NO YES NO YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
端子面层 TIN LEAD GOLD TIN LEAD GOLD GOLD TIN LEAD GOLD TIN LEAD
端子形式 THROUGH-HOLE FLAT THROUGH-HOLE FLAT THROUGH-HOLE FLAT THROUGH-HOLE FLAT
端子节距 2.54 mm 1.27 mm 2.54 mm 1.27 mm 2.54 mm 1.27 mm 2.54 mm 1.27 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
总剂量 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V
宽度 7.62 mm 6.2865 mm 7.62 mm 6.2865 mm 7.62 mm 6.2865 mm 7.62 mm 6.2865 mm
Prop。Delay @ Nom-Sup 15 ns 15 ns 15 ns 15 ns 15 ns 15 ns 15 ns -
Base Number Matches 1 1 1 1 1 1 1 -
PCB设计者应如何考虑信号电平与工作频率
PCB设计者对于一个电路原理图,首先应当知道其信号电流的流向。不过这个问题很简单,根据国际惯例,输入端都位于电路原理图的左侧,输出端都位于电路原理图的右侧,一目了然。 接下来,需 ......
ohahaha PCB设计
AD5620的VHDL控制程序
--基于AD56XX的VHDL控制程序--设计者 eeleaderlibrary ieee;use ieee.std_logic_1164.all; use ieee.std_logic_arith.all;use ieee.std_logic_unsigned.all;entity Wr_Ad56XX is port ( clk: in ......
eeleader FPGA/CPLD
光电传感器检测模式(zz)
原贴地址:http://www.gkbk.com/more.asp?name=zhyo720211&id=1107光电传感器的检测模式分为如下几类:对射式、反射板式、偏振反射板式、直反式、宽光束式、聚焦式、定区域式和可调区域式。其 ......
totopper 传感器
Tornado2.2 for pcPentium问题,快被弄疯了
tornado2.2 for pentium,目标机是集成显卡,3com网卡的p4。 bsp选择p4,#define INCLUDE_EL_3C90X_END,#define INCLUDE_PC_CONSOLE都定义了,但是目标机一启动,v1.6+++++++走完就自动重启。 ......
bdywsled 嵌入式系统
求选购频谱仪的建议
大家好,有谁对频谱仪比较熟悉的吗?近期,我们想购买一台新频谱仪,主要是测测WIFI板卡的信道功率,看看频谱,以及测测功放的增益等的简单应用,频率上限是5.8GHz,罗德施瓦茨和安捷伦的哪款型 ......
月千叶 测试/测量
AM437x 相关资料
A9驾到,打造你的专属学习计划!TI AM437x 高性能处理器基于 ARM Cortex-A9 内核。该处理器增强了 3D 图形加速功能,可实现丰富的图形用户界面,还配有协处理器用于确定性实时处理,包括如下工 ......
maylove DSP 与 ARM 处理器

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1126  773  2906  858  899  58  10  20  29  34 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved