电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962H9675301QCA

产品描述Low Skew Clock Driver, ACT Series, 2 True Output(s), 1 Inverted Output(s), CMOS, CDIP14, CERAMIC, DIP-14
产品类别逻辑    逻辑   
文件大小146KB,共21页
制造商Cobham PLC
下载文档 详细参数 选型对比 全文预览

5962H9675301QCA概述

Low Skew Clock Driver, ACT Series, 2 True Output(s), 1 Inverted Output(s), CMOS, CDIP14, CERAMIC, DIP-14

5962H9675301QCA规格参数

参数名称属性值
包装说明DIP, DIP14,.3
Reach Compliance Codeunknown
ECCN代码3A001.A.1.A
系列ACT
输入调节STANDARD
JESD-30 代码R-CDIP-T14
JESD-609代码e0
逻辑集成电路类型LOW SKEW CLOCK DRIVER
功能数量1
反相输出次数1
端子数量14
实输出次数2
最高工作温度125 °C
最低工作温度-55 °C
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码DIP
封装等效代码DIP14,.3
封装形状RECTANGULAR
封装形式IN-LINE
电源5 V
传播延迟(tpd)15 ns
认证状态Qualified
筛选级别MIL-PRF-38535 Class Q
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术CMOS
温度等级MILITARY
端子面层TIN LEAD
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
总剂量1M Rad(Si) V
最小 fmax24 MHz
Base Number Matches1

文档预览

下载PDF文档
REVISIONS
LTR
A
DESCRIPTION
Change the minimum setup time limit t
SUR
from 16ns to 7ns in Table I. Update
boilerplate and editorial changes made throughout. - CFS
DATE (YR-MO-DA)
99-05-17
APPROVED
Thomas M. Hess
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
A
15
A
16
A
17
A
18
REV
SHEET
PREPARED BY
Thanh V. Nguyen
A
19
A
20
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
A
9
A
10
A
11
A
12
A
13
A
14
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
CHECKED BY
Thanh V. Nguyen
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216
APPROVED BY
Monica L. Poelking
DRAWING APPROVAL DATE
97-04-02
REVISION LEVEL
A
MICROCIRCUIT, DIGITAL, RADIATION HARDENED,
ADVANCED CMOS, CLOCK AND WAIT-STATE
GENERATION CIRCUIT, TTL COMPATIBLE INPUTS,
MONOLITHIC SILICON
SIZE
CAGE CODE
AMSC N/A
A
SHEET
67268
1
OF
20
5962-96753
DSCC FORM 2233
APR 97
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.
5962-E150-99

5962H9675301QCA相似产品对比

5962H9675301QCA 5962H9675301VXC 5962H9675301VCC 5962H9675301VXA 5962H9675301VCA 5962H9675301QCC 5962H9675301QXA
描述 Low Skew Clock Driver, ACT Series, 2 True Output(s), 1 Inverted Output(s), CMOS, CDIP14, CERAMIC, DIP-14 Low Skew Clock Driver, ACT Series, 2 True Output(s), 1 Inverted Output(s), CMOS, CDFP14, CERAMIC, DFP-14 Low Skew Clock Driver, ACT Series, 2 True Output(s), 1 Inverted Output(s), CMOS, CDIP14, CERAMIC, DIP-14 Low Skew Clock Driver, ACT Series, 2 True Output(s), 1 Inverted Output(s), CMOS, CDFP14, CERAMIC, DFP-14 Low Skew Clock Driver, ACT Series, 2 True Output(s), 1 Inverted Output(s), CMOS, CDIP14, CERAMIC, DIP-14 Low Skew Clock Driver, ACT Series, 2 True Output(s), 1 Inverted Output(s), CMOS, CDIP14, CERAMIC, DIP-14 Low Skew Clock Driver, ACT Series, 2 True Output(s), 1 Inverted Output(s), CMOS, CDFP14, CERAMIC, DFP-14
包装说明 DIP, DIP14,.3 DFP, FL14,.3 DIP, DIP14,.3 DFP, FL14,.3 DIP, DIP14,.3 DIP, DIP14,.3 DFP, FL14,.3
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown
ECCN代码 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A
系列 ACT ACT ACT ACT ACT ACT ACT
输入调节 STANDARD STANDARD STANDARD STANDARD STANDARD STANDARD STANDARD
JESD-30 代码 R-CDIP-T14 R-CDFP-F14 R-CDIP-T14 R-CDFP-F14 R-CDIP-T14 R-CDIP-T14 R-CDFP-F14
JESD-609代码 e0 e4 e4 e0 e0 e4 e0
逻辑集成电路类型 LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER
功能数量 1 1 1 1 1 1 1
反相输出次数 1 1 1 1 1 1 1
端子数量 14 14 14 14 14 14 14
实输出次数 2 2 2 2 2 2 2
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
封装主体材料 CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
封装代码 DIP DFP DIP DFP DIP DIP DFP
封装等效代码 DIP14,.3 FL14,.3 DIP14,.3 FL14,.3 DIP14,.3 DIP14,.3 FL14,.3
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 IN-LINE FLATPACK IN-LINE FLATPACK IN-LINE IN-LINE FLATPACK
电源 5 V 5 V 5 V 5 V 5 V 5 V 5 V
传播延迟(tpd) 15 ns 15 ns 15 ns 15 ns 15 ns 15 ns 15 ns
认证状态 Qualified Qualified Qualified Qualified Qualified Qualified Qualified
筛选级别 MIL-PRF-38535 Class Q MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class Q MIL-PRF-38535 Class Q
最大供电电压 (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
最小供电电压 (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V
表面贴装 NO YES NO YES NO NO YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
端子面层 TIN LEAD GOLD GOLD TIN LEAD TIN LEAD GOLD TIN LEAD
端子形式 THROUGH-HOLE FLAT THROUGH-HOLE FLAT THROUGH-HOLE THROUGH-HOLE FLAT
端子节距 2.54 mm 1.27 mm 2.54 mm 1.27 mm 2.54 mm 2.54 mm 1.27 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL
总剂量 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V
最小 fmax 24 MHz 24 MHz 24 MHz 24 MHz 24 MHz 24 MHz 24 MHz
Base Number Matches 1 1 1 1 1 1 1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 264  1181  1777  1554  528  55  53  5  30  46 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved