Special high transconductance crystal oscillator suit-
able for external varactor VCXO function if desired
Custom frequency selections available - contact your
local AMI Sales Representative for more information
The FS6183 is a monolithic CMOS clock generator IC
designed to minimize cost and component count in digital
video/audio systems.
A high-resolution phase-locked loop generates three out-
put clocks (CLKA, CLKB, & CLKC) through an array of
post-dividers. All frequencies are ratiometrically derived
from the crystal frequency. The locking of all the output
frequencies together can eliminate unpredictable artifacts
in video systems.
Table 1: Crystal / Output Frequencies
DEVICE
f
XIN
(MHz)
13.500
CLKA
(MHz)
27.000
CLKB
(MHz)
54.000
CLKC
(MHz)
13.500
Figure 1: Pin Configuration
CLKA
GND
XIN
XOUT
1
8
FS6183-03
OE
VDD
CLKC
CLKB
NOTE: Contact AMI for custom PLL frequencies and 5 volt operation
FS6183
2
3
4
7
6
5
8-pin (0.150″) SOIC
Figure 2: Block Diagram
XIN
CRYSTAL
OSC.
XOUT
DIVIDER
ARRAY
PLL
CLKA
CLKB
CLKC
OE
FS6183
2.27.02
ISO9001
FS6183-03
1 PLL Clock Generator IC
Table 2: Pin Descriptions
Key: AI = Analog Input; AO = Analog Output; DI = Digital Input; DI
U
= Input with Internal Pull-Up; DI
D
= Input with Internal Pull-Down; DIO = Digital Input/Output; DI-3 = Three-Level Digital Input,
DO = Digital Output; P = Power/Ground; # = Active Low pin
PIN
1
2
3
4
5
6
7
8
TYPE
DO
P
AI
AO
DO
DO
P
DI
U
NAME
CLKA
GND
XIN
XOUT
CLKB
CLKC
VDD
OE
Clock Output A
Ground
Crystal Oscillator Feedback
Crystal Oscillator Drive
Clock Output B
Clock Output C
Power Supply (+3.3V)
Output Enable
DESCRIPTION
3.0
3.1
Functional Block Description
Phase-Locked Loop (PLL)
3.2
Crystal Oscillator
The on-chip PLLs are a standard frequency- and phase-
locked loop architecture. The PLL multiplies the reference
oscillator to the desired frequency by a ratio of integers.
The frequency multiplication is exact with a zero synthe-
sis error.
The oscillator operates the crystal resonator in the paral-
lel-resonant mode.
The FS6183-03 has a special high transconductance
crystal oscillator to insure start-up under all conditions
when used in the external varactor-based VCXO circuit
used in the GI DCT-2000.
2
ISO9001
2.27.02
FS6183-03
1 PLL Clock Generator IC
4.0
Electrical Specifications
Table 3: Absolute Maximum Ratings
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These conditions represent a stress rating only, and functional operation of the device at
these or any other conditions above the operational limits noted in this specification is not implied. Exposure to maximum rating conditions for extended conditions may affect device performance,
functionality, and reliability.
PARAMETER
Supply Voltage (V
SS
= ground)
Input Voltage, dc
Output Voltage, dc
Input Clamp Current, dc (V
I
< 0 or V
I
> V
DD
)
Output Clamp Current, dc (V
I
< 0 or V
I
> V
DD
)
Storage Temperature Range (non-condensing)
Ambient Temperature Range, Under Bias
Junction Temperature
Lead Temperature (soldering, 10s)
Input Static Discharge Voltage Protection (MIL-STD 883E, Method 3015.7)
SYMBOL
V
DD
V
I
V
O
I
IK
I
OK
T
S
T
A
T
J
MIN.
V
SS
-0.5
V
SS
-0.5
V
SS
-0.5
-50
-50
-65
-55
MAX.
7
V
DD
+0.5
V
DD
+0.5
50
50
150
125
125
260
2
UNITS
V
V
V
mA
mA
°C
°C
°C
°C
kV
CAUTION: ELECTROSTATIC SENSITIVE DEVICE
Permanent damage resulting in a loss of functionality or performance may occur if this device is subjected to a high-energy elec-
trostatic discharge.
Table 4: Operating Conditions
PARAMETER
Supply Voltage
Ambient Operating Temperature Range
SYMBOL
V
DD
T
A
CONDITIONS/DESCRIPTION
3.3V ± 10%
MIN.
3.0
0
TYP.
3.3
MAX.
3.6
70
UNITS
V
°C
3
ISO9001
2.27.02
FS6183-03
1 PLL Clock Generator IC
Table 5: DC Electrical Specifications
Unless otherwise stated, V
DD
= 3.3V ± 10%, no load on any output, and ambient temperature range T
A
= 0°C to 70°C. Parameters denoted with an asterisk ( * ) represent nominal characterization
data and are not production tested to any specific limits. Where given, MIN and MAX characterization data are
±
3σ from typical. Negative currents indicate current flows out of the device.
PARAMETER
Overall
Supply Current, Dynamic, with Loaded
Outputs
Crystal Oscillator
Crystal Resonator Frequency
Crystal Loading Capacitance
Crystal Oscillator Drive Transconductance
Oscillator Source Current
Oscillator Sink Current
Clock Outputs (CLKA, CLKB, CLKC)
High-Level Output Source Current *
Low-Level Output Sink Current *
Output Impedance *
Short Circuit Source Current *
Short Circuit Sink Current *
SYMBOL
CONDITIONS/DESCRIPTION
MIN.
TYP.
MAX.
UNITS
I
DD
f
XTAL
= 13.5MHz; C
L
= 10pF
20
mA
f
XTAL
C
L(xtal)
gm
OSC
I
OH
I
OL
Fundamental Mode
As seen by a crystal connected to XIN and
XOUT
VDD = 3.3V
VDD = 3.3V
V(XIN) = 0V, V(XOUT) = 0V
VDD = 3.3V
V(XIN) = VDD, V(XOUT) = VDD
-
13.5
18
16
-18
23
-
MHz
pF
mSiemens
mA
mA
I
OH
I
OL
z
OH
z
OL
I
OSH
I
OSL
V
O
= 2.0V
V
O
= 0.4V
V
O
= 0.1V
DD
; output driving high
V
O
= 0.1V
DD
; output driving low
V
O
= 0V; shorted for 30s, max.
V
O
= 3.3V; shorted for 30s, max.
40
17
25
25
-55
55
mA
mA
Ω
mA
mA
Table 6: AC Timing Specifications
Unless otherwise stated, V
DD
= 3.3V ± 10%, no load on any output, and ambient temperature range T
A
= 0°C to 70°C. Parameters denoted with an asterisk ( * ) represent nominal characterization
data and are not production tested to any specific limits. Where given, MIN and MAX characterization data are
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
