电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY7C331-40DMB

产品描述Asynchronous Registered EPLD
文件大小425KB,共18页
制造商Cypress(赛普拉斯)
下载文档 全文预览

CY7C331-40DMB概述

Asynchronous Registered EPLD

文档预览

下载PDF文档
1CY7C331
fax id: 6016
CY7C331
Asynchronous Registered EPLD
Features
• Twelve I/O macrocells each having:
— One state flip-flop with an XOR sum-of-products
input
— One feedback flip-flop with input coming from the
I/O pin
— Independent (product term) set, reset, and clock in-
puts on all registers
— Asynchronous bypass capability on all registers un-
der product term control (r = s = 1)
— Global or local output enable on three-state I/O
— Feedback from either register to the array
192 product terms with variable distribution to macro-
cells
13 inputs, 12 feedback I/O pins, plus 6 shared I/O mac-
rocell feedbacks for a total of 31 true and complemen-
tary inputs
High speed: 20 ns maximum t
PD
Security bit
Space-saving 28-pin slim-line DIP package; also avail-
able in 28-pin PLCC
• Low power
— 90 mA typical I
CC
quiescent
— 180 mA I
CC
maximum
— UV-erasable and reprogrammable
— Programming and operation 100% testable
Functional Description
The CY7C331 is the most versatile PLD available for asyn-
chronous designs. Central resources include twelve full D-type
flip-flops with separate set, reset, and clock capability. For in-
creased utility, XOR gates are provided at the D-inputs and the
product term allocation per flip-flop is variably distributed.
I/O Resources
Pins 1 through 7 and 9 through 14 serve as array inputs; pin
14 may also be used as a global output enable for the I/O
macrocell three-state outputs. Pins 15 through 20 and 23
through 28 are connected to I/O macrocells and may be man-
aged as inputs or outputs depending on the configuration and
the macrocell OE terms.
Logic Block Diagram
OE/I
12
14
I
11
13
I
10
12
I
9
11
I
8
10
I
7
9
GND
8
I
6
7
I
5
6
I
4
5
I
3
4
I
2
3
I
1
2
I
0
1
PROGRAMMABLE AND ARRAY
(192x62)
4
12
6
10
8
8
8
8
10
6
12
4
15
I/O
11
16
I/O
10
17
I/O
9
18
I/O
8
19
I/O
7
20
I/O
6
21
GND
22
V
CC
23
I/O
5
24
I/O
4
25
I/O
3
26
I/O
2
27
I/O
1
28
I/O
0
C331–1
Cypress Semiconductor Corporation
3901 North First Street
San Jose • CA 95134 • 408-943-2600
January 1989 – Revised December 1992

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 160  83  568  1484  1402  38  43  16  22  42 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved