电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY7C136

产品描述2K x 8 Dual-Port Static RAM High speed access: 15 ns
文件大小311KB,共15页
制造商Cypress(赛普拉斯)
下载文档 全文预览

CY7C136概述

2K x 8 Dual-Port Static RAM High speed access: 15 ns

文档预览

下载PDF文档
CY7C132, CY7C136
CY7C136A, CY7C142, CY7C146
2K x 8 Dual-Port Static RAM
Features
Functional Description
The CY7C132, CY7C136, CY7C136A, CY7C142, and CY7C146
are high speed CMOS 2K x 8 dual-port static RAMs. Two ports
are provided to permit independent access to any location in
memory. The CY7C132, CY7C136, and CY7C136A can be used
as either a standalone 8-bit dual-port static RAM or as a
MASTER dual-port RAM, in conjunction with the
CY7C142/CY7C146 SLAVE dual-port device. They are used in
systems that require 16-bit or greater word widths. This is the
solution to applications that require shared or buffered data, such
as cache memory for DSP, bit-slice, or multiprocessor designs.
Each port has independent control pins; chip enable (CE), write
enable (R/W), and output enable (OE). BUSY flags are provided
on each port. In addition, an interrupt flag (INT) is provided on
each port of the 52-pin PLCC version. BUSY signals that the port
is trying to access the same location currently being accessed
by the other port. On the PLCC version, INT is an interrupt flag
indicating that data is placed in an unique location (7FF for the
left port and 7FE for the right port).
An automatic power down feature is controlled independently on
each port by the chip enable (CE) pins.
True dual-ported memory cells that enable simultaneous reads
of the same memory location
2K x 8 organization
0.65 micron CMOS for optimum speed and power
High speed access: 15 ns
Low operating power: I
CC
= 110 mA (maximum)
Fully asynchronous operation
Automatic power down
Master CY7C132/CY7C136/CY7C136A
[1]
easily expands data
bus width to 16 or more bits using slave CY7C142/CY7C146
BUSY output flag on CY7C132/CY7C136/CY7C136A;
BUSY input on CY7C142/CY7C146
INT flag for port to port communication (52-Pin PLCC/PQFP
versions)
CY7C136, CY7C136A, and CY7C146 available in 52-pin
PLCC and 52-pin PQFP packages
Pb-free packages available
Logic Block Diagram
R/W
L
CE
L
OE
L
R/W
R
CE
R
OE
R
I/O
7L
I/O
0L
BUSY
L
I/O
CONTROL
I/O
CONTROL
I/O
7R
I/O
0R
BUSY
R
[2]
MEMORY
ARRAY
[2]
A
10L
A
0L
ADDRESS
DECODER
ADDRESS
DECODER
A
10R
A
0R
CE
L
OE
L
R/W
L
INT
L
[3]
ARBITRATION
LOGIC
(7C132/7C136 ONLY)
AND
INTERRUPTLOGIC
(7C136/7C146 ONLY)
CE
R
OE
R
R/W
R
INT
R
[3]
Notes
1. CY7C136 and CY7C136A are functionally identical.
2. CY7C132/CY7C136/CY7C136A (Master): BUSY is open drain output and requires pull up resistor. CY7C142/CY7C146 (Slave): BUSY is input.
3. Open drain outputs; pull up resistor required.
Cypress Semiconductor Corporation
Document #: 38-06031 Rev. *G
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised November 24, 2010
[+] Feedback
如何做一个合格的硬件工程师?
嘿嘿,我瞎搞了一年的wince驱动,现在公司给了我新任务,就是要我参与设计公司的硬件——2440 PDA 我虽然在大学学了一些三脚猫的画电路基础,但是这个八层板,我真的毫无头绪。以及ARM硬件相关 ......
wpbjtu 嵌入式系统
单片机遥控加手动LED调光器
单片机遥控加手动LED调光器,程序由于各种原因不好上传,想要的发烧友们可以加我Q:3060265199问我索取 ...
弓虽强008 51单片机
基于模型的整车电子电气架构 ...
 基于模型的电子电气架构开发方法一般采用的开发流程为:确定车型市场定位,车型对标分析,需求开发,架构模型设计、输出方案设计文件等步骤。基于模型的开发方法能够采用统一的工具,很好的保 ......
yutianku 汽车电子
STM32F103的JTAG上的复位脚
急!!!!!!!!没用过103,要画一个板子。请教一下JTAG上的复位管脚要和103的哪个脚相连啊?100针的封装。谢谢!!!!...
lhp1231 stm32/stm8
cc2530-睡眠定时器中断(ST0,ST1,ST2)
cc2530-睡眠定时器中断(ST0,ST1,ST2) 下面是是我学习CC2530(webee套件)-----睡眠定时器中断的两段程序: /***************************************** //初始化 Sleep Ti ......
dingshidong 微控制器 MCU
物联网发展面临多重难题
诺达咨询《中国物联网产业发展现状及趋势研究报告2010》认为,虽然目前物联网发展正被提到一个很高的位置,但产业发展面临的主要问题并没有得到根本改善。这需要一个过程,这个过程决定了物联网 ......
xtss 无线连接

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 882  608  591  1193  84  27  50  17  28  33 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved