CY7B9911V
3.3 V RoboClock+™
High Speed Low Voltage Programmable
Skew Clock Buffer
Features
■
■
■
Functional Description
The CY7B9911V 3.3 V RoboClock+™ High Speed Low Voltage
Programmable Skew Clock Buffer (LVPSCB) offers user
selectable control over system clock functions. These multiple
output clock drivers provide the system integrator with functions
necessary to optimize the timing of high performance computer
systems. Each of the eight individual drivers, arranged in four
pairs of user controllable outputs, can drive terminated trans-
mission lines with impedances as low as 50Ω. They deliver
minimal and specified output skews and full swing logic levels
(LVTTL).
Each output is hardwired to one of nine delay or function config-
urations. Delay increments of 0.7 to 1.5 ns are determined by the
operating frequency with outputs that can skew up to ±6 time units
from their nominal “zero” skew position. The completely integrated
PLL allows external load and cancels the transmission line delay
effects. When this “zero delay” capability of the LVPSCB is
combined with the selectable output skew functions, you can
create output-to-output delays of up to ±12 time units.
Divide-by-two and divide-by-four output functions are provided
for additional flexibility in designing complex clock systems.
When combined with the internal PLL, these divide functions
allow distribution of a low frequency clock that are multiplied by
two or four at the clock destination. This facility minimizes clock
distribution difficulty enabling maximum system clock speed and
flexibility.
All output pair skew <100 ps typical (250 max)
3.75 to 110 MHz output operation
User selectable output functions
❐
Selectable skew to 18 ns
❐
Inverted and non-inverted
1
1
❐
Operation at
⁄
2
and
⁄
4
input frequency
❐
Operation at 2x and 4x input frequency (input as low as
3.75 MHz)
Zero input-to-output delay
50% duty cycle outputs
LVTTL outputs drive 50
Ω
terminated lines
Operates from a single 3.3 V supply
Low operating current
32-pin PLCC package
Jitter 100 ps (typical)
■
■
■
■
■
■
■
Logic Block Diagram
TEST
PHASE
FREQ
DET
FS
4F0
4F1
4Q0
SELECT
INPUTS
(THREE
LEVEL)
4Q1
SKEW
3Q0
3Q1
SELECT
2F0
2F1
2Q0
MATRIX
2Q1
1Q0
1Q1
FB
REF
FILTER
VCO AND
TIME UNIT
GENERATOR
3F0
3F1
1F0
1F1
Cypress Semiconductor Corporation
Document Number: 38-07408 Rev. *F
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised April 7, 2011
[+] Feedback
CY7B9911V
3.3 V RoboClock+™
Contents
Pin Configuration ............................................................. 3
Pin Definitions .................................................................. 3
Block Diagram Description .............................................. 4
Phase Frequency Detector and Filter .......................... 4
VCO and Time Unit Generator .................................... 4
Skew Select Matrix ...................................................... 4
Test Mode .......................................................................... 5
Operational Mode Descriptions ...................................... 6
Maximum Ratings ............................................................. 9
Operating Range ............................................................... 9
Electrical Characteristics ................................................. 9
Capacitance .................................................................... 10
AC Test Loads and Waveforms ..................................... 10
Switching Characteristics .............................................. 11
AC Timing Diagrams ...................................................... 12
Ordering Information ...................................................... 13
Ordering Code Definitions ......................................... 13
Package Diagram ............................................................ 14
Acronyms ........................................................................ 15
Document Conventions ................................................. 15
Document History Page ................................................. 16
Sales, Solutions, and Legal Information ...................... 17
Worldwide Sales and Design Support ....................... 17
Products .................................................................... 17
PSoC Solutions ......................................................... 17
Document Number: 38-07408 Rev. *F
Page 2 of 17
[+] Feedback
CY7B9911V
3.3 V RoboClock+™
Pin Configuration
PLCC
TEST
V
CCQ
GND
REF
3F0
2F1
FS
3
4
3F1
4F0
4F1
V
CCQ
V
CCN
4Q1
4Q0
GND
GND
5
6
7
8
9
10
11
12
2
1
32 31 30
29
28
27
26
2F0
GND
1F1
1F0
V
CCN
1Q0
1Q1
GND
GND
CY7B9911V
25
24
23
22
13
21
14 15 16 17 18 19 20
FB
2Q1
3Q1
3Q0
V
CCN
V
CCN
2Q0
Pin Definitions
Signal Name
REF
FB
FS
1F0, 1F1
2F0, 2F1
3F0, 3F1
4F0, 4F1
TEST
1Q0, 1Q1
2Q0, 2Q1
3Q0, 3Q1
4Q0, 4Q1
V
CCN
V
CCQ
GND
IO
I
I
I
I
I
I
I
I
O
O
O
O
PWR
PWR
PWR
Description
Reference frequency input. This input supplies the frequency and timing against which all functional
variations are measured.
PLL feedback input (typically connected to one of the eight outputs).
Three level frequency range select. See
Table 1.
Three level function select inputs for output pair 1 (1Q0, 1Q1). See
Table 2.
Three level function select inputs for output pair 2 (2Q0, 2Q1). See
Table 2.
Three level function select inputs for output pair 3 (3Q0, 3Q1). See
Table 2.
Three level function select inputs for output pair 4 (4Q0, 4Q1). See
Table 2.
Three level select. See
“Test Mode”
on page 5 under the
“Block Diagram Description”
on page 4.
Output pair 1. See
Table 2.
Output pair 2. See
Table 2.
Output pair 3. See
Table 2.
Output pair 4. See
Table 2.
Power supply for output drivers.
Power supply for internal circuitry.
Ground.
Document Number: 38-07408 Rev. *F
Page 3 of 17
[+] Feedback
CY7B9911V
3.3 V RoboClock+™
Block Diagram Description
Phase Frequency Detector and Filter
The Phase Frequency Detector and Filter blocks accept inputs
from the Reference Frequency (REF) input and the Feedback
(FB) input. They generate correction information to control the
frequency of the Voltage Controlled Oscillator (VCO). These
blocks, along with the VCO, form a Phase Locked Loop (PLL)
that tracks the incoming REF signal.
Skew Select Matrix
The skew select matrix is comprised of four independent
sections. Each section has two low skew, high fanout drivers
(xQ0, xQ1), and two corresponding three level function select
(xF0, xF1) inputs.
Table 2
shows the nine possible output
functions for each section as determined by the function select
inputs. All times are measured with respect to the REF input
assuming that the output connected to the FB input has 0t
U
selected.
Table 2. Programmable Skew Configurations
[1]
Function Selects
1F1, 2F1,
3F1, 4F1
LOW
LOW
LOW
MID
MID
MID
HIGH
HIGH
HIGH
1F0, 2F0,
3F0, 4F0
LOW
MID
HIGH
LOW
MID
HIGH
LOW
MID
HIGH
Output Functions
1Q0, 1Q1,
2Q0, 2Q1
–4t
U
–3t
U
–2t
U
–1t
U
0t
U
+1t
U
+2t
U
+3t
U
+4t
U
3Q0, 3Q1
4Q0, 4Q1
VCO and Time Unit Generator
The VCO accepts analog control inputs from the PLL filter block.
It generates a frequency used by the time unit generator to
create discrete time units that are selected in the skew select
matrix. The operational range of the VCO is determined by the
FS control pin. The time unit (t
U
) is determined by the operating
frequency of the device and the level of the FS pin as shown in
Table 1.
Table 1. Frequency Range Select and t
U
Calculation
[1]
f
NOM
(MHz)
FS
[2, 3]
LOW
MID
HIGH
Min
15
25
40
Max
30
50
110
t
U
1
-
=
-----------------------
f
NOM
×
N
Divide by 2 Divide by 2
–6t
U
–4t
U
–2t
U
0t
U
+2t
U
+4t
U
+6t
U
Divide by 4
–6t
U
–4t
U
–2t
U
0t
U
+2t
U
+4t
U
+6t
U
Inverted
where N =
44
26
16
Approximate
Frequency (MHz) At
Which t
U
= 1.0 ns
22.7
38.5
62.5
Notes
1. For all three-state inputs, HIGH indicates a connection to V
CC
, LOW indicates a connection to GND, and MID indicates an open connection. Internal termination
circuitry holds an unconnected input to V
CC
/2.
2. The level to be set on FS is determined by the “normal” operating frequency (f
NOM
) of the V
CO
and Time Unit Generator (seeLogic
Block Diagram).
Nominal frequency
(f
NOM
) always appears at 1Q0 and the other outputs when they are operated in their undivided modes (see
Table 2).
The frequency appearing at the REF and FB
inputs is f
NOM
when the output connected to FB is undivided. The frequency of the REF and FB inputs is f
NOM
/2 or f
NOM
/4 when the part is configured for a frequency
multiplication using a divided output as the FB input.
3. When the FS pin is selected HIGH, the REF input must not transition upon power up until V
CC
has reached 2.8 V.
Document Number: 38-07408 Rev. *F
Page 4 of 17
[+] Feedback
CY7B9911V
3.3 V RoboClock+™
Figure 1
shows the typical outputs with FB connected to a zero skew output.
[4]
Figure 1. The Typical Outputs with FB Connected to a Zero Skew Output
t
0
– 6t
U
t
0
– 5t
U
t
0
– 4t
U
t
0
– 3t
U
t
0
– 2t
U
t
0
– 1t
U
U
U
U
U
U
U
t
0
+1t
t
0
+2t
t
0
+3t
t
0
+4t
t
0
+5t
FB Input
REFInput
1Fx
2Fx
(N/A)
LL
LM
LH
ML
MM
MH
HL
HM
HH
(N/A)
(N/A)
(N/A)
3Fx
4Fx
LM
LH
(N/A)
ML
(N/A)
MM
(N/A)
MH
(N/A)
HL
HM
LL/HH
HH
– 6t
U
– 4t
U
– 3t
U
– 2t
U
– 1t
U
0t
U
+1t
U
+2t
U
+3t
U
+4t
U
+6t
U
DIVIDED
INVERT
Test Mode
The TEST input is a three level input. In normal system
operation, this pin is connected to ground, allowing the
CY7B9911V to operate as described in
“Block Diagram
Description”
on page 4. For testing purposes, any of the three
level inputs can have a removable jumper to ground or be tied
LOW through a 100Ω resistor. This enables an external tester to
change the state of these pins.
If the TEST input is forced to its MID or HIGH state, the device
operates with its internal phase locked loop disconnected, and
input levels supplied to REF directly control all outputs. Relative
output-to-output functions are the same as in normal mode.
In contrast with normal operation (TEST tied LOW), all outputs
function based only on the connection of their own function
select inputs (xF0 and xF1) and the waveform characteristics of
the REF input.
Note
4. FB connected to an output selected for “zero” skew (that is, xF1 = xF0 = MID).
Document Number: 38-07408 Rev. *F
t
0
+6t
t
0
Page 5 of 17
[+] Feedback
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
