电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY62148ESL

产品描述4-Mbit (512 K x 8) Static RAM Automatic power-down when deselected
文件大小265KB,共14页
制造商Cypress(赛普拉斯)
下载文档 全文预览

CY62148ESL概述

4-Mbit (512 K x 8) Static RAM Automatic power-down when deselected

文档预览

下载PDF文档
CY62148ESL MoBL
®
4-Mbit (512 K × 8) Static RAM
4-Mbit (512 K × 8) Static RAM
Features
Functional Description
The CY62148ESL is a high performance CMOS static RAM
organized as 512 K words by 8-bits. This device features
advanced circuit design to provide ultra low active current. This
is ideal for providing More Battery Life™ (MoBL
) in portable
applications such as cellular telephones. The device also has an
automatic power-down feature that significantly reduces power
consumption. Placing the device in standby mode reduces
power consumption by more than 99 percent when deselected
(CE HIGH). The eight input and output pins (I/O
0
through I/O
7
)
are placed in a high impedance state when the device is
deselected (CE HIGH), the outputs are disabled (OE HIGH), or
during a write operation (CE LOW and WE LOW).
To write to the device, take Chip Enable (CE) and Write Enable
(WE) inputs LOW. Data on the eight I/O pins (I/O
0
through I/O
7
)
is then written into the location specified on the address pins (A
0
through A
18
).
To read from the device, take Chip Enable (CE) and Output
Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under
these conditions, the contents of the memory location specified
by the address pins appear on the I/O pins.
Higher speed up to 55 ns
Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V
Ultra low standby power
Typical standby current: 1 µA
Maximum standby current: 7 µA
Ultra low active power
Typical active current: 2 mA at f = 1 MHz
Easy memory expansion with CE and OE features
Automatic power-down when deselected
Complementary metal oxide semiconductor (CMOS) for
optimum speed and power
Available in Pb-free 32-Pin shrunk thin small outline package
(STSOP) package
Logic Block Diagram
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
CE
WE
OE
INPUT BUFFER
ROW DECODER
I/O
IO0
0
I/O
IO1
1
SENSE AMPS
I/O
IO2
2
I/O
IO3
3
I/O
IO4
4
I/O
IO5
5
I/O
IO6
6
I/O
512K x 8
ARRAY
COLUMN DECODER
POWER
DOWN
IO7
7
A13
A14
A15
A16
A17
A18
Cypress Semiconductor Corporation
Document #: 001-50045 Rev. *D
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised June 29, 2011

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1099  1160  2363  343  1183  55  29  54  9  38 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved