电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IS61LPS25632T-5TQ

产品描述Cache SRAM, 256KX32, 5ns, CMOS, PQFP100, TQFP-100
产品类别存储    存储   
文件大小152KB,共22页
制造商Integrated Silicon Solution ( ISSI )
下载文档 详细参数 全文预览

IS61LPS25632T-5TQ概述

Cache SRAM, 256KX32, 5ns, CMOS, PQFP100, TQFP-100

IS61LPS25632T-5TQ规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称Integrated Silicon Solution ( ISSI )
零件包装代码QFP
包装说明TQFP-100
针数100
Reach Compliance Codecompliant
ECCN代码3A991.B.2.A
最长访问时间5 ns
最大时钟频率 (fCLK)100 MHz
I/O 类型COMMON
JESD-30 代码R-PQFP-G100
JESD-609代码e0
长度20 mm
内存密度8388608 bit
内存集成电路类型CACHE SRAM
内存宽度32
功能数量1
端子数量100
字数262144 words
字数代码256000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织256KX32
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码LQFP
封装等效代码QFP100,.63X.87
封装形状RECTANGULAR
封装形式FLATPACK, LOW PROFILE
并行/串行PARALLEL
峰值回流温度(摄氏度)240
电源2.5,3.3 V
认证状态Not Qualified
座面最大高度1.6 mm
最大待机电流0.03 A
最小待机电流3.14 V
最大压摆率0.3 mA
最大供电电压 (Vsup)3.63 V
最小供电电压 (Vsup)3.135 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Tin/Lead (Sn/Pb)
端子形式GULL WING
端子节距0.65 mm
端子位置QUAD
处于峰值回流温度下的最长时间30
宽度14 mm
Base Number Matches1

文档预览

下载PDF文档
IS61SPS25632T/D IS61LPS25632T/D
IS61SPS25636T/D IS61LPS25636T/D
IS61SPS51218T/D IS61LPS51218T/D
256K x 32, 256K x 36, 512K x 18
SYNCHRONOUS PIPELINE,
SINGLE-CYCLE DESELECT STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Pentium™ or linear burst sequence control using
MODE input
• Three chip enable option for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• JEDEC 100-Pin TQFP and
119-pin PBGA package
• Single +3.3V, +10%, –5% power supply
• Power-down snooze mode
• 3.3V I/O For SPS
• 2.5V I/O For LPS
• Single cycle deselect
• Snooze MODE for reduced-power standby
• T version (three chip selects)
• D version (two chip selects)
ISSI
®
PRELIMINARY INFORMATION
SEPTEMBER 2000
DESCRIPTION
The
ISSI
IS61SPS25632, IS61SPS25636, IS61SPS51218,
IS61LPS25632, IS61LPS25636, and IS61LPS51218 are
high-speed, low-power synchronous static RAMs designed
to provide a burstable, high-performance, secondary cache for
the Pentium™, 680X0™, and PowerPC™ microprocessors.
The IS61SPS25632 and IS61LPS25632 are organized as
262,144 words by 32 bits and the IS61SPS25636 and
IS61LPS25636 are organized as 262,144 words by 36 bits.
The IS61SPS51218 and IS61LPS51218 are organized as
524,288 words by 18 bits. Fabricated with
ISSI
's advanced
CMOS technology, the device integrates a 2-bit burst
counter, high-speed SRAM core, and high-drive capability
outputs into a single monolithic circuit. All synchronous inputs
pass through registers controlled by a positive-edge-triggered
single clock input.
Write cycles are internally self-timed and are initiated by the
rising edge of the clock input. Write cycles can be from one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
Byte write operation is performed by using byte write
enable (BWE).input combined with one or more individual
byte write signals (BWx). In addition, Global Write (GW)
is available for writing all bytes at one time, regardless of
the byte write controls.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV
(burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW. Interleave
burst is achieved when this pin is tied HIGH or left floating.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
-166*
3.5
6
166
-150
3.8
6.7
150
-133
4
7.5
133
-5
5
10
100
Units
ns
ns
MHz
*This speed available only in SPS version
This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the
best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
PRELIMINARY INFORMATION
04/17/01
Rev. 00A
1
寻找答案
各位,受朋友所托,帮助他了解一下嵌入式系统有关的知识,我个人一点都不知道,所以就向大家问问了,大学有什么好的东西都可以说,比如如何入门嵌入式系统,要学那一些方向的知识,他是一个大一 ......
fjfzpeggy 嵌入式系统
TI 电源设计经验
301027 ...
lovelee TI技术论坛
关于ST-LINK的应用
1、ST-LINK都可以用于什么ST芯片开发?2、ST-LINK都可以用于什么IDE调试环境?3、ST-LINK和ST-LINK2有何区别?...
matin stm32/stm8
求推荐电机控制芯片
求推荐与28335兼容性强的电机控制芯片,由于目前用28335处理速度不够,想找一些处理速度更高的,ADC可扩展多的主控。 ...
yuntian1 微控制器 MCU
晶体振荡器的原理与操作:第4部分——晶体振荡器–技术规范解读(2)
本帖最后由 dontium 于 2015-1-23 11:34 编辑 在本系列的上篇文章中,我们介绍了晶体的一些重要技术规范,例如晶体牵引范围、驱动功率、晶体稳定性与温度变化的关系,以及老化等。在这个部分, ......
sharley 模拟与混合信号
考研 VS 全国电子设计大赛
本帖最后由 paulhyde 于 2014-9-15 09:10 编辑 各位讨论一下考研和参加今年的全国电子设计大赛那个更重要! ...
fengjinwei666 电子竞赛

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1758  956  2186  1325  171  14  9  55  7  59 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved