PL
IA
NT
Features
■
RoHS compliant*
■
Convex and concave terminals
■
2, 4 or 8 isolated elements available
■
Resistance tolerance ±1 % and ±5 %
■
Resistance range: 10 ohms to 1 megohm
*R
oH
S
CO
M
CAT/CAY 16 Series - Chip Resistor Arrays
Specifications
Requirement
Short Time Overload
Soldering Heat
Temperature Cycling (5)
Moisture Load Life
Load Life
Characteristics
Characteristics
Number of Elements
Power Rating Per Resistor
Resistance Tolerance
Resistance Range: E24 (J), E96 + E24 (F)
Zero-Ohm Jumper < 0.05 ohm
Max. Working Voltage
Operating Temp. Range
CAT16/CAY16
2 (J2), 4 (F4, J4), 8 (F8, J8)
62 mW (31 mW for CAY16-J8)
±1 %, ±5 %
10 ohms - 1 megohm
50 V (25 V for CAY16-J8)
-55 °C - 125 °C
Characteristics
±2 % +0.1 ohm
±2 % +0.1 ohm
±1 % + 0.1 ohm
±3 % +0.1 ohm
±3 % +0.1 ohm
Test Method
Rated Voltage X 2.5, 5 seconds
260 °C ±5 °C, 10 seconds ±1 second
125 °C (30 minutes) - normal (15 minutes)
-55 °C (30 minutes) - normal (15 minutes)
1000 hours
1000 hours
How To Order
CA Y 16 - 103 J 4 LF
Chip Arrays
Type
• CAT16 = Concave Terminations
• CAY16 = Convex Terminations
Resistance Code
• 103 = 10 K ohms
• 1003 = 100 K ohms (1 % tolerance)
• 000 = Zero-ohm
Resistance Tolerance
• J = ±5 % (Use “J” for zero-ohm jumper)
• F = ±1 % (4 resistor pkg. and CAT16-F8)
Resistors
• 2 = 2 Isolated Resistors
• 4 = 4 Isolated Resistors
• 8 = 8 Isolated Resistors
Terminations
• LF = Tin-plated (RoHS compliant)
Soldering Profile for RoHS Compliant Chip Resistors and Arrays
275
<1>
Maximum of 20 seconds between
260 °C peak
<1>
255 °C
+255 °C and +260 °C
225
Packaging Size
J2 .......... 0606 Package Size
F4, J4 .... 1206 Package Size
F8 .......... 2406 Package Size for CAT16
J8 .......... 2406 Package Size for CAT16;
1506 Package Size for CAY16
For Standard Values Used in Capacitors,
Inductors, and Resistors,
click here.
Schematics
220 °C
Temperature (°C)
190 °C
175
150 °C
60 - 90
seconds
Ramp Down
6 °C/second
125
60 - 120 seconds
10 seconds minimum
75
Ramp Up
3 °C/second maximum
CAT16-J2
CAY16-J2
CAT16-F4, -J4
CAY16-F4, -J4
R1
R2
R1
R2
R3
R4
25
0
50
100
150
Time (seconds)
200
250
300
CAT16-F8, -J8
CAY16-J8
R1
R2
R3
R4
R5
R6
R7
R8
*RoHS Directive 2002/95/EC Jan 27 2003 including Annex.
Specifications are subject to change without notice.
Customers should verify actual device performance in their specific applications.
CAT/CAY 16 Series - Chip Resistor Arrays
Land Patterns
CAT16-F4, -J4, -F8, -J8
Solder
resist
Land
CAY16-F4, -J4, -J8
Solder
resist
Land
CAT16-J2
p
Solder
resist
Land
CAY16-J2
p
Solder
resist
Land
f
f
f
f
Chip
resistor
array
a
a
Chip
resistor
array
a
Chip
resistor
array
a
Chip
resistor
array
b
p
b
p
b
b
Model
CAT16-F4, -J4, -F8, -J8
CAY16-F4, -J4
CAY16-J8
CAT16-J2
CAY16-J2
Packaging Dimensions
1.0
MAX.
(.039)
1.5 + 0.1 - 0
(.059 + .004 - 0)
a
0.7 to 0.9
(.028 to .035)
0.7 to 0.9
(.028 to .035)
0.7 to 0.9
(.028 to .035)
0.7 to 0.9
(.028 to .035)
0.7 to 0.9
(.028 to .035)
b
0.4 to 0.45
(.016 to .0178)
0.4 to 0.45
(.016 to .0178)
0.3 to 0.35
(.012 to .014)
0.4 to 0.45
(.016 to .0178)
0.4 to 0.5
(.016 to .020)
p
0.80
(.032)
0.80
(.032)
0.50
(.020)
0.80
(.032)
0.80
(.032)
f
2.2 to 2.6
(.087 to .102)
2.4 to 2.8
(.094 to .11)
2.0 to 2.2
(.079 to .087)
2.2 to 2.6
(.087 to .102)
2.0 to 2.6
(.079 to .102)
4.0
±
0.1
(.158
±
.004)
2.0
±
0.5
(.079
±
.020)
13.0
±
0.5
(.511
±
.020)
b
c
60
(2.362)
a
DIMENSIONS:
MM
(INCHES)
2.0 + 0.1/-0.2
(.08 + .004/-.008)
4.0
±
0.1
(.157
±
.004)
180
(7.087)
21.0
±
0.8
(.827
±
.031)
d
e
Model
CAT16-F4, -J4 & CAY16-F4, J4
CAT16-J2 & CAY16-J2
CAT16-F8, -J8
CAY16-J8
• 5,000 pcs. per reel (J2, J4, CAY16-J8)
4,000 pcs. per reel (CAT16-F8, -J8)
• Paper tape
a
3.60 ± 0.20
(.142 ± .008)
1.80 ± 0.10
(.070 ± .004)
6.90 ± 0.20
(.272 ± .008)
4.10 ± 0.15
(.161 ± .012)
b
3.50 ± .005
(.138 ± .004)
3.50 ± .005
(.138 ± .004)
5.50 ± 0.10
(.217 ± .004)
3.50 ± 0.05
(.138 ± .002)
c
8.0 ± 0.3
(.315 ± .012)
8.0 ± 0.3
(.315 ± .012)
12.0 ± 0.2
(.472 ± .008)
8.0 ± 0.3
(.315 ± .012)
d
9.0 ± 0.3
(.354 ± .012)
9.0 ± 0.3
(.354 ± .012)
13.0 ± 0.2
(.512 ± .008)
9.0 ± 0.3
(.354 ± .012)
e
11.4 ± 1.0
(.449 ± .040)
11.4 ± 1.0
(.449 ± .040)
15.4 ± 1.0
(.606 ± .040)
11.4 ± 1.0
(.449 ± .040)
REV. 08/10
Specifications are subject to change without notice.
Customers should verify actual device performance in their specific applications.
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
