D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
®
CDP68HC68T1
Data Sheet
October 29, 2007
FN1547.8
CMOS Serial Real-Time Clock With RAM
and Power Sense/Control
The CDP68HC68T1 Real-Time Clock provides a
time/calendar function, a 32 byte static RAM, and a 3 wire
Serial Peripheral Interface (SPI Bus). The primary function of
the clock is to divide down a frequency input that can be
supplied by the on-board oscillator in conjunction with an
external crystal or by an external clock source. The internal
oscillator can operate with a 32kHz, 1MHz, 2MHz, or 4MHz
crystal. An external clock source with a 32kHz, 1MHz, 2MHz,
4MHz, 50Hz or 60Hz frequency can be used to drive the
CDP68HC68T1. The time registers hold seconds, minutes,
and hours, while the calendar registers hold day-of-week,
date, month, and year information. The data is stored in BCD
format. In addition, 12 or 24 hour operation can be selected.
In 12 hour mode, an AM/PM indicator is provided. The T1
has a programmable output which can provide one of seven
outputs for use elsewhere in the system.
Computer handshaking is controlled with a “wired-OR” interrupt
output. The interrupt can be programmed to provide a signal as
the result of:
1. An alarm programmed to occur at a predetermined
combination of seconds, minutes, and hours.
2. One of 15 periodic interrupts ranging from sub-second to
once per day frequency.
3. A power fail detect. The PSE output and the V
SYS
input are
used for external power control. The CPUR output is
available to reset the processor under power-down
conditions. CPUR is enabled under software control and
can also be activated via the CDP68HC68T1’s watchdog. If
enabled, the watchdog requires a periodic toggle of the CE
pin without a serial transfer.
Features
• SPI (Serial Peripheral Interface)
• Full Clock Features
- Seconds, Minutes, Hours (12/24, AM/PM), Day of
Week, Date, Month, Year (0 to 99), Automatic Leap Year
• 32 Wordx8-Bit RAM
• Seconds, Minutes, Hours Alarm
• Automatic Power Loss Detection
• Low Minimum Standby (Timekeeping) Voltage . . . . . 2.2V
• Selectable Crystal or 50/60Hz Line Input
• Buffered Clock Output
• Battery Input Pin that Powers Oscillator and also
Connects to V
DD
Pin When Power Fails
• Three Independent Interrupt Modes
- Alarm
- Periodic
- Power-Down Sense
• Pb-Free Available (RoHS Compliant)
Pinouts
CDP68HC68T1
(16 LD PDIP, SOIC)
TOP VIEW
CLKOUT
CPUR
INT
SCK
MOSI
MISO
CE
V
SS
1
2
3
4
5
6
7
8
16 V
DD
15 XTAL OUT
14 XTAL IN
13 V
BATT
12 V
SYS
11 LINE
10 POR
9
PSE
CLK OUT
CPUR
INT
NC
SCK
MOSI
MISO
CE
V
SS
1
2
3
4
5
6
7
8
9
CDP68HC68T1
(20 LD SOIC)
TOP VIEW
20 VDD
19 XTAL OUT
18 XTAL IN
17 NC
16 V
BATT
15 V
SYS
14 NC
13 NC
12 LINE
11 POR
PSE 10
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Harris Corporation 1997. Copyright Intersil Americas Inc. 2001, 2004-2007. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
CDP68HC68T1
Ordering Information
PART NUMBER
CDP68HC68T1E
CDP68HC68T1EZ (Note)
CDP68HC68T1M*
CDP68HC68T1MZ* (Note)
CDP68HC68T1M2*
CDP68HC68T1M2Z* (Note)
PART MARKING
CDP68HC68T1E
CDP68HC68T1EZ
68HC68T1M
68HC68T1MZ
HC68T1M2
HC68T1M2Z
TEMP RANGE (°C)
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
-40 to +85
PACKAGE
16 Ld PDIP
16 Ld PDIP**
(Pb-free)
20 Ld SOIC
Tape and Reel
20 Ld SOIC (Pb-free)
Tape and Reel
16 Ld SOIC
Tape and Reel
16 Ld SOIC (Pb-free)
Tape and Reel
PKG DWG. #
E16.3
E16.3
M20.3
M20.3
M16.3
M16.3
*Add “96” suffix for tape and reel. Please refer to TB347 for details on reel specifications.
**Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100%
matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J
STD-020.
2
FN1547.8
October 29, 2007
CDP68HC68T1
Absolute Maximum Ratings
Supply Voltage (V
DD
) . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +7V
Input Voltage (V
IN
) . . . . . . . . . . . . . . . . . . . V
SS
-0.3V to V
DD
+0.3V
Current Drain Per Input Pin (Excluding V
DD
and V
SS
I) . . . . . 10mA
Current Drain Per Output Pin I. . . . . . . . . . . . . . . . . . . . . . . . . 40mA
Thermal Information
Thermal Resistance (Typical, Note 1)
θ
JA
(°C/W)
16 Ld PDIP* . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
90
16 Ld SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
100
20 Ld SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
95
Maximum Junction Temperature (Plastic) . . . . . . . . . . . . . . . +150°C
Maximum Storage Temperature Range (T
STG
). . . .-65°C to +150°C
Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
*Pb-free PDIPs can be used for through hole wave solder processing
only. They are not intended for use in Reflow solder processing
applications.
Operating Conditions
Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +3.0V to +6.0V
Standby (Timekeeping) Voltage . . . . . . . . . . . . . . . . . +2.2V to +6.0V
Temperature Range
CDP68HC68T1E (PDIP Package) . . . . . . . . . . . . .-40°C to +85°C
CDP68HC68T1M/M2 (SOIC Packages) . . . . . . . .-40°C to +85°C
Input Voltage
Input High . . . . . . . . . . . . . . . . . . . . . . . . . . . . .(0.7 x V
DD
) to V
DD
Input Low . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0V to (0.3 x V
DD
)
Serial Clock Frequency (f
SCK
). . . . . . . . . . . . . . . . . . +3.0V to +6.0V
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
NOTE:
1.
θ
JA
is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
Static Electrical Specifications
At T
A
= -40°C to +85°C, V
DD
= V
BATT
= 5V ±5%, Unless Otherwise Specified.
CDP68HC68T1
PARAMETER
Quiescent Device Current
Output Voltage High Level
Output Voltage Low Level
Output Voltage High Level
Output Voltage Low Level
Input Leakage Current
Three-State Output Leakage Current
Operating Current (Note 3)
(I
D
+ I
B
) V
DD
= V
B
= 5V
Crystal Operation
SYMBOL
I
DD
V
OH
V
OL
V
OH
V
OL
I
IN
I
OUT
32kHz
1MHz
2MHz
4MHz
XTAL IN Clock (Squarewave) (Note 3)
(I
D
+ I
B
) V
DD
= V
S
= 5V
32kHz
1MHz
2MHz
4MHz
Standby Current (Note 3)
V
S
= 3V
Crystal Operation
I
B
32kHz
1MHz
2MHz
4MHz
I
OH
= -1.6mA, V
DD
= 4.5V
I
OL
= 1.6mA, V
DD
= 4.5V
I
OH
≤
10µA, V
DD
= 4.5V
I
OL
≤
10µA, V
DD
= 4.5V
TEST CONDITIONS
MIN
-
3.7
-
TYP
(Note 2)
1
-
-
-
-
-
-
0.08
0.5
0.7
1
0.02
0.1
0.2
0.4
20
200
300
500
MAX
10
-
0.4
-
0.1
±1
±10
-
-
-
-
0.024
0.12
0.24
0.5
-
-
-
-
UNITS
µA
V
V
V
V
µA
µA
mA
mA
mA
mA
mA
mA
mA
mA
µA
µA
µA
µA
4.4
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
3
FN1547.8
October 29, 2007
CDP68HC68T1
Static Electrical Specifications
At T
A
= -40°C to +85°C, V
DD
= V
BATT
= 5V ±5%, Unless Otherwise Specified.
(Continued)
CDP68HC68T1
PARAMETER
Operating Current (Note 3)
V
DD
= 5V, V
B
= 3V
Crystal Operation
SYMBOL
TEST CONDITIONS
MIN
TYP
(Note 2)
I
D
32kHz
1MHz
2MHz
4MHz
Standby Current (Note 3)
V
B
= 2.2V
Crystal Operation
Input Capacitance
Maximum Rise and Fall Times
(Except XTAL Input and POR Pin 10)
Input Voltage (Line Input Pin Only, Power Sense
Mode)
V
SYS
> V
B
V
T
(For V
B
Not Internally Connected to V
DD
)
Power-On Reset (POR) Pulse Width
NOTES:
2. Typical values are for T
A
= +25°C and nominal V
DD
.
3. Clock out (Pin 1) disabled, outputs open circuited. No serial access cycles.
I
B
32kHz
-
-
-
-
-
0.025
0.08
0.15
0.3
10
I
B
0.015
0.15
0.25
0.4
MAX
-
-
-
-
-
-
UNITS
mA
mA
mA
mA
mA
µA
C
IN
t
r
, t
f
V
IN
= 0, T
A
= +25°C
-
-
-
-
-
2
2
-
12
-
-
pF
µs
µs
V
V
ns
0
-
100
10
1.0
75
Dynamic Electrical Specifications
Bus Timing V
DD
±10%, V
SS
= 0V
DC
, T
A
= -40°C to +85°C
LIMITS (ALL TYPES)
IDENTIFICATION
NUMBER
1
2
3
4
5
7
8
11
12
A
B
C
V
DD
= 3.3V
PARAMETER
Chip Enable Setup Time
Chip Enable After Clock Hold Time
Clock Width High
Clock Width Low
Data In to Clock Setup Time
Clock to Data Propagation Delay
Chip Disable to Output High Z
Output Rise Time
Output Fall Time
Data in After Clock Hold Time
Clock to Data Out Active
Clock Recovery Time
SYMBOL
t
EVCV
t
CVEX
t
WH
t
WL
t
DVCV
t
CVDV
t
EXQZ
t
r
t
f
t
CVDX
t
CVQX
t
REC
MIN
200
250
400
400
200
-
-
-
-
200
-
200
MAX
-
-
-
-
-
200
200
200
200
-
200
-
MIN
100
125
200
200
100
-
-
-
-
100
-
200
V
DD
= 5V
MAX
-
-
-
-
-
100
100
100
100
-
100
-
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4
FN1547.8
October 29, 2007
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
