LV76D Series 3.3 V
LVDS Clock Oscillators
August 2005
• Pletronics’ LV76D Series is a quartz crystal
controlled precision square wave generator
with an LVDS output.
• FR4 base with a mechanical metal cover.
• Solder pad compatible with many 9x14mm
plastic J lead packages.
• Has internal bypass capacitor on the Vcc lead
• Tape and Reel or Tube packaging is available.
• 80 to 250 MHz
• 9.04mm x 8.91mm (S package)
• Enable/Disable Function on pad 1
(see LV78D for E/D on pad 2)
• Disable function includes low standby power
mode
• 3
rd
Overtone Crystals used
• Low Jitter
• 5x7 mm LCC ceramic oscillator inside
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead, Mercury, PBB’s, PBDE’s
Weight of the Device: 0.4 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e4
Absolute Maximum Ratings:
Parameter
V
CC
Supply Voltage
Vi
Vo
Input Voltage
Output Voltage
Unit
-0.5V to +5.0V
-0.5V to V
CC
+ 0.5V
-0.5V to V
CC
+ 0.5V
Thermal Characteristics
The maximum die or junction temperature is 155
o
C
The thermal resistance junction to board is 60 to 100
o
C/Watt depending on the solder pads, ground plane
and construction of the PCB.
Product informatin is current as of publication date. The product conforms
to specifications per the terms of the Pletronics standard warranty. Production
processsing does not necesarily include testing of all parameters.
Copyright © 2005, Pletronics Inc.
LV76D Series 3.3 V
LVDS Clock Oscillators
August 2005
Part Number:
LV76
45
D
E
V - 125.0M
-XX
Internal code or blank
Frequency in MHz
Supply Voltage V
CC
V
= 3.3V + 10%
_
Enhanced Specification
E
= Temperature range -40 to 85
o
C
Series Model
Frequency Stability
45
= + 50 ppm
_
44
= + 25 ppm
_
20
= + 20 ppm
_
Series Model
5
4
2
LV76D
fff.fff
M
V or B
E
Marking
Part Marking:
LV76Dx
fff.fff
M
PLE
sss
yywwa
Where:
x
fff.fff
sss
yywwa
= Frequency stability
= frequency in MHz
= Enhanced specification and voltage
= Date code
Pletronics may ship the following combinations without notice (this is an enhanced specified device)
44 (25 ppm) stability parts when 45 (50 ppm) was ordered
20 (20 ppm) stability parts when 45 (50 ppm) or 44 (25 ppm) was ordered.
E temperature range parts when extended was not ordered.
Pletronics may ship parts that are not marked for extended temperature range but were tested for
extended temperature range, a Certificate of Conformance will accompany these parts.
www.pletronics.com
425-776-1880
2
LV76D Series 3.3 V
LVDS Clock Oscillators
August 2005
Electrical Specification for 3.30V +10% over the specified temperature range
_
Item
Frequency Range
Frequency Accuracy “45"
“44"
“20"
Output Waveform
Output High Level
Output Low Level
Differential Output (V
OD
)
Output Offset Voltage (V
OS
)
Differential Output Error (dV
OS
)
Output Symmetry
Output T
RISE
and T
FALL
Jitter
--
0.90
247
1.125
--
45
300
-
-
Vcc Supply Current
Enable/Disable Internal Pull-up
V disable
V enable
Output leakage
V
OUT
= V
CC
V
OUT
= 0V
Enable
Disable time
Start up time
Operating Temperature Range
-
50
-
2.0
-10
-10
-
-
-
0
-40
Storage Temperature Range
Standby Current I
CC
-55
-
Min
80
-50
-25
-20
Max
250
+50
+25
+20
LVDS
1.60
--
454
1.375
50
55
700
0.15
2.8
66
-
0.8
-
+10
+10
10
10
5
+70
+85
+125
3
mA
Kohm
Volts
Volts
uA
uA
nS
nS
mS
o
o
Unit
MHz
ppm
Condition
For all supply voltages, load changes, aging for
1 year, shock, vibration and temperatures
Volts
Volts
mVolts
Volts
mVolts
%
pS
pS RMS
See load circuit
See load circuit
See load circuit
See load circuit
See load circuit
R1 = 50 ohms
R1 = 50 ohms
R1 = 50 ohms
R1 = 50 ohms
R1 = 50 ohms
Referenced to 50% of amplitude or crossing
point
Vth is 20% and 80% of waveform
Measured from 12KHz to 20MHz from Fnominal
Measured from 10Hz to 1MHz from Fnominal
Includes current of properly terminated device
To Vcc (equivalent resistance)
Referenced to Ground
Referenced to Ground
Pad 1 low, device disabled
Time for output to reach a logic state
Time for output to reach a high Z state
Measured from the time Vcc = 3.0V
Standard Temperature Range
Extended Temperature Range
“E” Option
C
C
C
o
uA
Pad 1 low, device disabled
Specifications with Pad 1 E/D open circuit
www.pletronics.com
425-776-1880
3
LV76D Series 3.3 V
LVDS Clock Oscillators
August 2005
Typical Phase-Noise Response
0
-20
-40
dBc/Hz
-60
-80
-100
-120
-140
-160
10
1,000
100,000
10,000,000
Frequency (Hz)
Load Circuit
Test Waveform
Symmetry
Vhigh
80%
50%
20%
Vlow
Trise
Tfall
Out
Out*
Showing Out Measurement only
www.pletronics.com
425-776-1880
4
LV76D Series 3.3 V
LVDS Clock Oscillators
August 2005
Reliability
: Environmental Compliance
Parameter
Mechanical Shock
Vibration
Solderability
Thermal Shock
Condition
MIL-STD-883 Method 2002, Condition A
MIL-STD-883 Method 2007, Condition A
MIL-STD-883 Method 2003
MIL-STD-883 Method 1011, Condition A
ESD Rating
Model
Human Body Model
Charged Device Model
Minimum Voltage
1500
1000
Conditions
MIL-STD-883 Method 3115
JESD 22-C101
Package Labeling
Label is 1" x 2.6" (25.4mm x 66.7mm)
Font is Courier New
Bar code is 39-Full ASCII
Label is 1" x 2.6" (25.4mm x 66.7mm)
Font is Arial
Layout and application information
Recommend connecting Pad 1 and Pad 2 together to permit the design to accept Enable/Disable on both
input pads (see LV78D for E/D on pad 2)
For Optimum Jitter Performance, Pletronics recommends:
•
a ground plane under the device
•
no large transient signals (both current and voltage) should be routed under the device
•
do not layout near a large magnetic field such as a high frequency switching power supply
•
do not place near piezoelectric buzzers or mechanical fans.
www.pletronics.com
425-776-1880
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
