FM32L278/L276/L274/L272
3V Integrated Processor Companion with Memory
Features
High Integration Device Replaces Multiple Parts
•
Serial Nonvolatile Memory
•
Low Voltage Reset
•
Watchdog Timer
•
Early Power-Fail Warning/NMI
•
Two 16-bit Event Counters
•
Serial Number with Write-lock for Security
Processor Companion
•
Active-low Reset Output for V
DD
and Watchdog
•
Programmable V
DD
Reset Trip Point
•
Manual Reset Filtered and Debounced
•
Programmable Watchdog Timer
•
Dual Battery-backed Event Counter Tracks
System Intrusions or other Events
•
Comparator for Early Power-Fail Interrupt
•
64-bit Programmable Serial Number with Lock
Ferroelectric Nonvolatile RAM
•
4Kb, 16Kb, 64Kb, and 256Kb versions
•
Unlimited Read/Write Endurance
•
45 year Data Retention
•
NoDelay™ Writes
Fast Two-wire Serial Interface
•
Up to 1 MHz Maximum Bus Frequency
•
Supports Legacy Timing for 100 kHz & 400 kHz
•
Device Select Pins for up to 4 Memory Devices
•
Companion Controlled via 2-wire Interface
Easy to Use Configurations
•
Operates from 2.7 to 3.6V
•
14-pin “Green”/RoHS SOIC package (-G)
•
Pin Compatible with FM31L27x Series
•
Low Operating Current
•
-40°C to +85°C Operation
•
Underwriters Laboratory (UL) Recognized
The processor companion includes commonly needed
CPU support functions. Supervisory functions
include a reset output signal controlled by either a
low VDD condition or a watchdog timeout. /RST
goes active when VDD drops below a programmable
threshold and remains active for 100 ms after VDD
rises above the trip point. A programmable watchdog
timer runs from 100 ms to 3 seconds. The watchdog
timer is optional, but if enabled it will assert the reset
signal for 100 ms if not restarted by the host before
the timeout. A flag-bit indicates the source of the
reset.
A general-purpose comparator compares an external
input pin to the onboard 1.2V reference. This is
useful for generating a power-fail interrupt (NMI) but
can be used for any purpose. The family also includes
a programmable 64-bit serial number that can be
locked making it unalterable.
Additionally the FM32L27x offers a dual event
counter that tracks the number of rising or falling
edges detected on dedicated input pins. The counter
can optionally be battery backed and even battery
operated by attaching a backup power source to the
VBAK pin. If VBAK is connected to a battery or
capacitor, then events will be counted even in the
absence of V
DD
.
Description
The FM32L27x is a family of integrated devices that
includes the most commonly needed functions for
processor-based systems. Major features include
nonvolatile memory available in various sizes, low-
VDD reset, watchdog timer, nonvolatile event
counter, lockable 64-bit serial number area, and
general purpose comparator that can be used for an
early power-fail (NMI) interrupt or other purpose.
The family operates from 2.7 to 3.6V.
The FM32L27x family is software and pinout
compatible with the FM31L27x family which also
includes a real-time clock. The common features
allow a system design that easily can be assembled
with or without timekeeping by simply selecting the
FM31L27x or FM32L27x, respectively.
Each FM32L27x provides nonvolatile RAM
available in sizes including 4Kb, 16Kb, 64Kb, and
256Kb versions. Fast write speed and unlimited
endurance allow the memory to serve as extra RAM
or conventional nonvolatile storage. This memory is
truly nonvolatile rather than battery backed.
This product conforms to specifications per the terms of the Ramtron
standard warranty. The product has completed Ramtron’s internal
qualification testing and has reached production status.
Rev. 3.0
Feb. 2009
Ramtron International Corporation
1850 Ramtron Drive, Colorado Springs, CO 80921
(800) 545-FRAM, (719) 481-7000
http://www.ramtron.com
Page 1 of 21
FM32L278/L276/L274/L272 - 3V I2C Companion
Pin Configuration
CNT1
CNT2
A0
A1
PFO
RST
VSS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VDD
SCL
SDA
NC
NC
PFI
VBAK
Pin Name
CNT1, CNT2
A0, A1
PFO
/RST
PFI
SDA
SCL
VBAK
VDD
VSS
Function
Event Counter Inputs
Device Select inputs
Early Power-Fail Output
Reset Input/Output
Early Power-fail Input
Serial Data
Serial Clock
Battery-Backup Supply
Supply Voltage
Ground
Ordering Information
Base Configuration
FM32L278
FM32L276
FM32L274
FM32L272
Memory Size
256Kb
256Kb
64Kb
64Kb
16Kb
16Kb
4Kb
4Kb
Operating Voltage
2.7-3.6V
2.7-3.6V
2.7-3.6V
2.7-3.6V
2.7-3.6V
2.7-3.6V
2.7-3.6V
2.7-3.6V
Reset Threshold
2.6V, 2.9V
2.6V, 2.9V
2.6V, 2.9V
2.6V, 2.9V
2.6V, 2.9V
2.6V, 2.9V
2.6V, 2.9V
2.6V, 2.9V
Ordering Part Number
FM32L278-G
FM32L278-GTR (tape&reel)
FM32L276-G
FM32L276-GTR (tape&reel)
FM32L274-G
FM32L274-GTR (tape&reel)
FM32L272-G
FM32L272-GTR (tape&reel)
Other memory configurations may be available. Please contact the factory for more information.
Rev. 3.0
Feb. 2009
Page 2 of 21
FM32L278/L276/L274/L272 - 3V I2C Companion
A1, A0
SCL
SDA
2-Wire
Interface
LockOut
FRAM
Array
LockOut
RST
Watchdog
LV Detect
Special
Function
Registers
S/N
Event
Counters
CNT1
CNT2
PFI
PFO
+
-
2.5V
1.2V
-
+
VDD
Switched Power
VBAK
Nonvolatile
Battery Backed
Figure 1. Block Diagram
Pin Descriptions
Pin Name
A0, A1
CNT1,
CNT2
PFO
/RST
SDA
Type
Input
Input
Output
I/O
I/O
Pin Description
Device select inputs are used to address multiple memories on a serial bus. To select the
device the address value on the two pins must match the corresponding bits contained in
the device address. The device select pins are pulled down internally.
Event Counter Inputs: These battery-backed inputs increment counters when an edge is
detected on the corresponding CNT pin. The polarity is programmable. These pins
should not be left floating. Tie to ground if pins are not used.
Power Fail Output: This is the early power-fail output.
Active low reset output with weak pull-up. Also input for manual reset.
Serial Data & Address: This is a bi-directional line for the two-wire interface. It is open-
drain and is intended to be wire-OR’d with other devices on the two-wire bus. The input
buffer incorporates a Schmitt trigger for noise immunity and the output driver includes
slope control for falling edges. A pull-up resistor is required.
Serial Clock: The serial clock line for the two-wire interface. Data is clocked out of the
part on the falling edge, and in on the rising edge. The SCL input also incorporates a
Schmitt trigger input for noise immunity.
Early Power-fail Input: Typically connected to an unregulated power supply to detect an
early power failure. This pin should not be left floating.
Backup supply voltage: A 3V battery or a large value capacitor. If no backup supply is
used, this pin should be tied to ground and the VBC bit should be cleared. The trickle
charger is UL recognized and ensures no excessive current when using a lithium battery.
Supply Voltage
Ground
SCL
PFI
VBAK
VDD
VSS
Input
Input
Supply
Supply
Supply
Rev. 3.0
Feb. 2009
Page 3 of 21
FM32L278/L276/L274/L272 - 3V I2C Companion
Overview
The FM32L27x family combines a serial nonvolatile
RAM with a processor companion. The companion is
a highly integrated peripheral including a processor
supervisor, a comparator used for early power-fail
warning, nonvolatile event counters, and a 64-bit
serial number. The FM32L27x integrates these
complementary but distinct functions that share a
common interface in a single package. Although
monolithic, the product is organized as two logical
devices, the F-RAM memory and the companion.
From the system perspective they appear to be two
separate devices with unique IDs on the serial bus.
The FM32L27x provides the same functions as the
FM31L27x with the exception of the real-time clock.
This makes it easy to develop a common design that
can either include timekeeping by using the
FM31L27x or exclude it by using the FM32L27x. All
other features are identical. The register address map
is even preserved so that software can be identical.
The memory is organized as a stand-alone 2-wire
nonvolatile memory with a standard device ID value.
The companion functions are accessed under their
own 2-wire device ID. This allows the companion
functions to be read while maintaining the most
recently used memory address. The companion
functions are controlled by 16 special function
registers. The event counter circuits and related
registers are maintained by the power source on the
VBAK pin, allowing them to operate from battery or
backup capacitor power when V
DD
drops below a set
threshold. Each functional block is described below.
(WP0, WP1 in register 0Bh) control the protection
setting as shown in the following table. Based on the
setting, the protected addresses cannot be written and
the 2-wire interface will not acknowledge any data to
protected addresses. The special function registers
containing these bits are described in detail below.
Write protect addresses
None
Bottom 1/4
Bottom 1/2
Full array
WP1
0
0
1
1
WP0
0
1
0
1
Processor Companion
In addition to nonvolatile RAM, the FM32L27x
family incorporates a highly integrated processor
companion. It includes a low voltage reset, a
programmable watchdog timer, battery-backed event
counters, a comparator for early power-fail detection
or other purposes, and a 64-bit serial number.
Processor Supervisor
Supervisors provide a host processor two basic
functions: detection of power supply fault conditions
and a watchdog timer to escape a software lockup
condition. All FM32L27x devices have a reset pin
(/RST) to drive the processor reset input during
power faults (and power-up) and software lockups. It
is an open drain output with a weak internal pull-up
to V
DD
. This allows other reset sources to be wire-
OR’d to the /RST pin. When V
DD
is above the
programmed trip point, /RST output is pulled weakly
to V
DD
. If V
DD
drops below the reset trip point
voltage level (V
TP
) the /RST pin will be driven low. It
will remain low until V
DD
falls too low for circuit
operation which is the V
RST
level. When V
DD
rises
again above V
TP
, /RST will continue to drive low for
at least 100 ms (t
RPU
) to ensure a robust system reset
at a reliable V
DD
level. After t
RPU
has been met, the
/RST pin will return to the weak high state. While
/RST is asserted, serial bus activity is locked out even
if a transaction occurred as V
DD
dropped below V
TP
.
A memory operation started while V
DD
is above V
TP
will be completed internally.
Figure 2 below illustrates the reset operation in
response to the V
DD
voltage.
VDD
VTP
t
RPU
Memory Operation
The FM32L27x is a family of products available in
different memory sizes including 4Kb, 16Kb, 64Kb,
and 256Kb. The family is software compatible, all
versions use consistent two-byte addressing for the
memory device. This makes the lowest density
device different from its stand-alone memory
counterparts but makes them compatible within the
entire family.
Memory is organized in bytes, for example the 4Kb
memory is 512 x 8 and the 256Kb memory is 32,768
x 8. The memory is based on F-RAM technology.
Therefore it can be treated as RAM and is read or
written at the speed of the two-wire bus with no
delays for write operations. It also offers effectively
unlimited write endurance unlike other nonvolatile
memory technologies. The 2-wire interface protocol
is described further on page 13.
The memory array can be write-protected by
software. Two bits in the processor companion area
Rev. 3.0
Feb. 2009
RST
Figure 2. Low Voltage Reset
Page 4 of 21
FM32L278/L276/L274/L272 - 3V I2C Companion
The bit VTP controls the trip point of the low voltage
detect circuit. It is located in register 0Bh, bit 0. Note
that the bit 1 location is a “don’t care”.
V
TP
2.6V
2.9V
VTP
0
1
Manual Reset
The /RST pin is bi-directional and allows the
FM32L27x to filter and de-bounce a manual reset
switch. The /RST input detects an external low
condition and responds by driving the /RST signal
low for 100 ms.
MCU
RST
FM32L27x
The watchdog timer can also be used to assert the
reset signal (/RST). The watchdog is a free running
programmable timer. The period can be software
programmed from 100 ms to 3 seconds in 100 ms
increments via a 5-bit nonvolatile register. All
programmed settings are minimum values and vary
with temperature according to the operating
specifications. The watchdog has two additional
controls associated with its operation, a watchdog
enable bit (WDE) and timer restart bits (WR). Both
the enable bit must be set and the watchdog must
timeout in order to drive /RST active. If a reset event
occurs, the timer will automatically restart on the
rising edge of the reset pulse. If WDE=0, the
watchdog timer runs but a watchdog fault will not
cause /RST to be asserted low. The WTR flag will be
set, indicating a watchdog fault. This setting is useful
during software development and the developer does
not want /RST to drive. Note that setting the
maximum timeout setting (11111b) disables the
counter to save power. The second control is a nibble
that restarts the timer preventing a reset. The timer
should be restarted after changing the timeout value.
The watchdog timeout value is located in register
0Ah, bits 4-0, and the watchdog enable is bit 7. The
watchdog is restarted by writing the pattern 1010b to
the lower nibble of register 09h. Writing this pattern
will also cause the timer to load new timeout values.
Writing other patterns to this address will not affect
its operation. Note the watchdog timer is free-
running. Prior to enabling it, users should restart the
timer as described above. This assures that the full
timeout period will be set immediately after enabling.
The watchdog is disabled when V
DD
is below V
TP
.
The following table summarizes the watchdog bits.
Watchdog timeout
Watchdog enable
Watchdog restart
WDT4-0
WDE
WR3-0
0Ah, bits 4-0
0Ah, bit 7
09h, bits 3-0
Reset
Switch
Switch
Behavior
RST
FM32L27x
drives
100 ms (min.)
Figure 4. Manual Reset
Note that an internal weak pull-up on /RST
eliminates the need for additional external
components.
Reset Flags
In case of a reset condition, a flag will be set to
indicate the source of the reset. A low V
DD
reset or
manual reset is indicated by the POR flag, register
09h bit 6. A watchdog reset is indicated by the WTR
flag, register 09h bit 7. Note that the flags are
internally set in response to reset sources, but they
must be cleared by the user. When the register is
read, it is possible that both flags are set if both have
occurred since the user last cleared them.
Early Power Fail Comparator
An early power fail warning can be provided to the
processor well before V
DD
drops out of spec. The
comparator is used to create a power fail interrupt
(NMI). This can be accomplished by connecting the
PFI pin to the unregulated power supply via a resistor
divider. An application circuit is shown below.
Regulator
VDD
100 ms
clock
Timebase
WR3-0 = 1010b to restart
Counter
Watchdog
timeout
/RST
To MCU
NMI input
PFO
FM32L27x
PFI
+
-
1.2V ref
WDE
Figure 3. Watchdog Timer
Rev. 3.0
Feb. 2009
Figure 5. Comparator as Early Power-Fail Warning
Page 5 of 21
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
