电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SM7744DW-FREQ1

产品描述CMOS Output Clock Oscillator, 70MHz Min, 79.999MHz Max
产品类别无源元件    振荡器   
文件大小49KB,共1页
制造商Pletronics
标准  
下载文档 详细参数 全文预览

SM7744DW-FREQ1概述

CMOS Output Clock Oscillator, 70MHz Min, 79.999MHz Max

SM7744DW-FREQ1规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称Pletronics
Reach Compliance Codecompliant
最长下降时间3.5 ns
频率调整-机械NO
频率稳定性25%
JESD-609代码e4
制造商序列号SM7744D
安装特点SURFACE MOUNT
最大工作频率79.999 MHz
最小工作频率70 MHz
最高工作温度70 °C
最低工作温度
振荡器类型CMOS
输出负载15 pF
物理尺寸7mm x 5mm x 1.9mm
最长上升时间3.5 ns
标称供电电压2.5 V
表面贴装YES
最大对称度60/40 %
端子面层Gold (Au) - with Nickel (Ni) barrier
Base Number Matches1

文档预览

下载PDF文档
Pl tronics, Inc.
.
19013 36th Ave. W, Suite H Lynnwood, WA 98036 USA
Manufacturer of High Quality Frequency Control Products
SM7745D CMOS Series
CMOS with Enable/ Disable, 3rd Overtone Crystal Used
Low Jitter
Standard Specifications
Overall Frequency Stability
Operating Temperature Range
Supply Voltage (Vcc)
Symmetry (Duty Cycle)
Logic Levels
Jitter
Output Load
Enable/Disable Option (E/D)
SM7745D:
±
50 PPM, SM7744D:
±
25 PPM, SM7720D:
±
20 PPM over Operating Temp. Range
0 to +70°C is standard, but can be extended to - 40 to +85°C for certain frequencies
5.0, 3.3, and 2.5 volts available, .01 µF bypass cap recommended, consult factory for 1.8 volts
40/60 to 60/40% is standard, but 45/55% at 50% of Vcc is also available (see Waveform 1)
Logic “1”
90% of Vcc MIN;
Logic “0”
10% of Vcc MAX
1 pS RMS maximum,
from 12 kHz to 20 MHz from carrier
Standard load is 15 pF (typ. 1 ASIC) maximum, see Test Circuit 2 (consult factory for
heavier
loads)
Output enabled when Pin #1 is open or at Logic “1”; Output disabled when Pin #1 is at Logic “0”.
Max. Supply Current
Icc (mA) w/ 15pF load
2.5V, 3.3V
5.0V
Max. Rise and Fall Time
Tr & Tf (nS) w/ 15pF load
2.5V
3.3V, 5.0V
70.00 MHz
170.00 MHz
Consult factory for
higher
frequencies
Frequency Range
(MHz)
70.000 – 79.999
80.000 – 110.000
110.001 – 119.999
120.000 – 170.000
30
40
50
60
45
80
90
95
3.5
2.5
2.5
1.5
3.0
1.5
1.0
1.0
Part Numbering Guide
Portions of the part number that appear after the frequency may not be marked on part (C of C provided)
Packaging
Tray or
16mm tape
8mm pitch
SM77 45 D V - 70.0M - 30 - XXX
(Internal Code or blank)
Model
Frequency Stability
45 = ± 50 PPM
44 = ± 25 PPM
20 = ± 20 PPM
Non-Std Output Load
Blank = 15 pF max, 30 = 30 pF max
Frequency in MHz
Special Specifications (choose all that apply)
Y: Std Specs (5.0V
± 10%,
0 to +70
°
C, 40/60% Symmetry)
E: Extended Operating Temperature Range (- 40 to +85
°
C)
S: 45/55% Symmetry at 50% of Vcc
V: Supply Voltage of 3.3 volts ±
10%
W: Supply Voltage of 2.5 volts ±
5%
X:
Supply Voltage of 1.8 volts ±
5% (Consult factory)
Consult factory for available frequencies and specs. Not all options available for all frequencies. A special part number may be assigned.
Frequency Stability is inclusive of frequency shifts due to calibration, temperature, supply voltage, shock, vibration and load
Mechanical: inches (mm)
0.276 (7.0 ± .15)
not to scale
Solder Pads
0.200 (5.08)
PIN
SIGNAL
E/D
GND
OUT
Vcc
Due to part size and factory abilities, part marking may vary from lot to lot and may contain our part number or an internal code.
0.197
(5.0 ± .15)
3
2
0.200 (5.08)
0.075 (1.9)
MAX
0.055
(1.4)
4
1
0.024
(0.60)
0.004 (0.10)
.01
m
F
bypass
capacitor
4
3
0.087 (2.2)
0.050 (1.27)
1
2
0.079 (2.0)
1
2
3
4
0.055
(1.4)
0.145
(3.68)
Mar 2004
Pl tronics, Inc.
(425) 776 -1880, Fax: (425) 776-2760, ple-sales@pletronics.com, www.pletronics.com
8
CMOS
70 - 170 MHz, 3rd OT
Page 8 - 11
4 Pad 7 x 5mm Leadless Surface Mount Ceramic Clock Oscillator
LDPC简介
LDPC码即低密度奇偶校验码(Low Density Parity Check Code,LDPC) LDPC码最早在20世纪60年代由Gallager在他的博士论文中提出,但限于当时的技术条件,缺乏可行的译码算法,此后的35年间基 ......
白丁 FPGA/CPLD
买EasyARM8962 ARM开发套件给带什么软件环境?
各位大老 老弟新近入门,和朋友搞个小接口,用的是lm3s1138,现在想买EasyARM8962 ARM开发套件,周立功单片机给带什么编程软件? 在周立功的网站上写的是支持这三种编程环境,估计是底下的那个最好. ......
bgcanada 微控制器 MCU
关于stm32加密各位大侠有何指教?
是不是下载完就自动加密了啊,还是要额外什么操作哩?...
huo_hu stm32/stm8
《功率放大器设计》
提高功率放大器的线性,是当前微波电路设计研究的热点。 266098 ...
盛铂科技 模拟电子
Protel 99 SE网络表错误的分析与处理
Protel 99 SE网络表错误的分析与处理 网络表是Protel 99 SE中一个非常重要的观念,因为网络表是电路原理图与PCB板之间的“桥梁”,是生成PCB文件的基本依据。网络表使用类C语言描述了电路 ......
yuandayuan6999 DIY/开源硬件专区
DDS原理简介(中文).pdf
DDS原理简介(中文).pdf ...
zxopenljx FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 519  1680  303  2319  2016  12  55  15  53  32 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved